JPS57193833A - Graphic output controlling system - Google Patents
Graphic output controlling systemInfo
- Publication number
- JPS57193833A JPS57193833A JP7904581A JP7904581A JPS57193833A JP S57193833 A JPS57193833 A JP S57193833A JP 7904581 A JP7904581 A JP 7904581A JP 7904581 A JP7904581 A JP 7904581A JP S57193833 A JPS57193833 A JP S57193833A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- program
- graphic
- data
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To execute a desired graphic processing without changing the hardware, by storing various graphic processing program to a host computer and a desired program to a memory of a plotter with transfer.
CONSTITUTION: A transfer request of a required graphic processing program is inputted to a host computer 101 to make a processor 101a transfer the processing to a buffer register of an interface 201d. On the other hand, the processor 201a of a plotter 201 reads out the corresponding program of the said buffer register and sequentially writes it in a memory 201b. Further, when graphic data such as line segment and circular arc on the XY plane are similarly transferred from the host computer 101, the said graphic data are similarly written in a data memory 201c. Moreover, under the control of a program of the memory 201b, the processor 201a reads out the graphic data sequentially transferred and stored from the memory 201c for graphic processing and gives output to a pen driving section 201e to draw the data on a recording chart.
COPYRIGHT: (C)1982,JPO&Japio
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7904581A JPS57193833A (en) | 1981-05-25 | 1981-05-25 | Graphic output controlling system |
US06/463,881 US4510568A (en) | 1981-05-25 | 1981-05-25 | Graphic processing method |
KR8202202A KR880000251B1 (en) | 1981-05-25 | 1982-05-20 | Pattern carrying out method |
EP19820901540 EP0079393A4 (en) | 1981-05-25 | 1982-05-25 | Figure processing method. |
PCT/JP1982/000192 WO1982004339A1 (en) | 1981-05-25 | 1982-05-25 | Figure processing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7904581A JPS57193833A (en) | 1981-05-25 | 1981-05-25 | Graphic output controlling system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57193833A true JPS57193833A (en) | 1982-11-29 |
Family
ID=13678929
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7904581A Pending JPS57193833A (en) | 1981-05-25 | 1981-05-25 | Graphic output controlling system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57193833A (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4918547A (en) * | 1972-06-13 | 1974-02-19 | ||
JPS4942255A (en) * | 1972-03-06 | 1974-04-20 | ||
JPS5448122A (en) * | 1977-09-26 | 1979-04-16 | Hitachi Ltd | Auto-load plotter system |
JPS5448124A (en) * | 1977-09-26 | 1979-04-16 | Hitachi Ltd | Plotter system incorporating random access memory devcice |
-
1981
- 1981-05-25 JP JP7904581A patent/JPS57193833A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4942255A (en) * | 1972-03-06 | 1974-04-20 | ||
JPS4918547A (en) * | 1972-06-13 | 1974-02-19 | ||
JPS5448122A (en) * | 1977-09-26 | 1979-04-16 | Hitachi Ltd | Auto-load plotter system |
JPS5448124A (en) * | 1977-09-26 | 1979-04-16 | Hitachi Ltd | Plotter system incorporating random access memory devcice |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0241946B1 (en) | Information processing system | |
US5428779A (en) | System and method for supporting context switching within a multiprocessor system having functional blocks that generate state programs with coded register load instructions | |
DE3473665D1 (en) | Graphical display apparatus with pipelined processors | |
US5307471A (en) | Memory controller for sub-memory unit such as disk drives | |
EP0314440B1 (en) | Graphic display system with secondary pixel image storage | |
US5265203A (en) | Hardware multiprocess scheduler in a graphics rendering processor | |
EP0094493A2 (en) | Print buffering scheme for a key to print operation | |
EP1035477A3 (en) | Improved cache memory and system | |
US4764866A (en) | Data processing system with pre-decoding of op codes | |
JPS57193833A (en) | Graphic output controlling system | |
JPS57130150A (en) | Register control system | |
JPS57197672A (en) | Controlling system for graphic input | |
KR100282423B1 (en) | SENUCIBDYCTIR Central rocessing Unit | |
JPS56140460A (en) | Picture processing device | |
KR930009764B1 (en) | Method and apparatus for cgi graphic processing | |
JPS58213371A (en) | Data processing system | |
JPS63104156A (en) | Information processor | |
JPS5887613A (en) | Input and output controlling system | |
JPH03256127A (en) | Microprocessor system | |
JPS5712469A (en) | Buffer memory control system | |
JPS57117054A (en) | Data transfer controller of memory | |
JPS6324475A (en) | Frame memory control system | |
JPS57178571A (en) | Picture information processor | |
JPH09231151A (en) | Communication processor for computer | |
JPS61216054A (en) | Memory address control system |