JPS57166737A - Logical circuit - Google Patents
Logical circuitInfo
- Publication number
- JPS57166737A JPS57166737A JP56051412A JP5141281A JPS57166737A JP S57166737 A JPS57166737 A JP S57166737A JP 56051412 A JP56051412 A JP 56051412A JP 5141281 A JP5141281 A JP 5141281A JP S57166737 A JPS57166737 A JP S57166737A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- potential
- terminal
- mostr2
- mostr1
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
Abstract
PURPOSE:To decrease the number of constituent elements and to reduce occupied area by composing an AND-OR circuit of one P (N) channel MOS transistor (TR) and N (P) channel MOSTRs. CONSTITUTION:A P channel MOSTR1 is in an on state all the time bacause its gate terminal is grounded, operating as a load resistance. When a positive voltage is inputted to an input terminal A while an N channel MOSTR2 is turned on, a positive voltage is developed at an output terminal D. Further, when the input signal terminal A is held at the ground potential, a potential level outputted to the output terminal D is obtained by dividing a difference in level between a power potential and an input potential at the resistance ratio of the P channel MOSTR1 and N channel MOSTR2, and the operation of an AND- OR circuit is realized according to the ratio gm of both the TRs.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56051412A JPS57166737A (en) | 1981-04-06 | 1981-04-06 | Logical circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56051412A JPS57166737A (en) | 1981-04-06 | 1981-04-06 | Logical circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57166737A true JPS57166737A (en) | 1982-10-14 |
Family
ID=12886209
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56051412A Pending JPS57166737A (en) | 1981-04-06 | 1981-04-06 | Logical circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57166737A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4577124A (en) * | 1983-07-28 | 1986-03-18 | Kabushiki Kaisha Toshiba | CMOS Logic circuit |
JPH01166618A (en) * | 1987-12-23 | 1989-06-30 | Toshiba Corp | Logic circuit |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4911555A (en) * | 1972-05-02 | 1974-02-01 | ||
JPS5143547B2 (en) * | 1972-04-12 | 1976-11-22 |
-
1981
- 1981-04-06 JP JP56051412A patent/JPS57166737A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5143547B2 (en) * | 1972-04-12 | 1976-11-22 | ||
JPS4911555A (en) * | 1972-05-02 | 1974-02-01 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4577124A (en) * | 1983-07-28 | 1986-03-18 | Kabushiki Kaisha Toshiba | CMOS Logic circuit |
JPH01166618A (en) * | 1987-12-23 | 1989-06-30 | Toshiba Corp | Logic circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2043610A1 (en) | Drive circuit comprising a subsidiary drive circuit | |
JPS57212827A (en) | Complementary mos logical circuit | |
JPS57166737A (en) | Logical circuit | |
US3944848A (en) | Voltage sensitive isolation for static logic circuit | |
JPS5471973A (en) | Logical operation circuit | |
JPS5532258A (en) | Mos transistor decoder | |
JPS56136033A (en) | Complementary mos integrated circuit | |
JPH03132115A (en) | Semiconductor integrated circuit | |
JPS5592040A (en) | Ttl gate circuit | |
JPS6444619A (en) | Level shift circuit | |
JPS5478069A (en) | Dual complementary mos transistor circuit | |
JPS56103536A (en) | Mis output circuit | |
JPS5765927A (en) | Logical operation circuit | |
JPS5725726A (en) | Synchronous decoder | |
JPS57113178A (en) | Arithmetic circuit | |
JPS62149218A (en) | High breakdown strength cmos circuit | |
JPH03262318A (en) | Delay circuit | |
JPS6432719A (en) | Output device for semiconductor integrated circuit | |
JPS5767333A (en) | Mos integrated circuit | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS5452477A (en) | Semiconductor device | |
JPS57147330A (en) | Logical circuit | |
JPS5754427A (en) | Input circuit | |
JPS56164425A (en) | Bus driving circuit | |
JPS5793732A (en) | Multiinput logical circuit |