JPS5715560A - Data signal suppressing system - Google Patents
Data signal suppressing systemInfo
- Publication number
- JPS5715560A JPS5715560A JP8920580A JP8920580A JPS5715560A JP S5715560 A JPS5715560 A JP S5715560A JP 8920580 A JP8920580 A JP 8920580A JP 8920580 A JP8920580 A JP 8920580A JP S5715560 A JPS5715560 A JP S5715560A
- Authority
- JP
- Japan
- Prior art keywords
- audio
- low level
- content
- bit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001629 suppression Effects 0.000 title 1
- 230000005236 sound signal Effects 0.000 abstract 3
- 230000000875 corresponding Effects 0.000 abstract 1
- 239000000203 mixture Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M11/00—Telephonic communication systems specially adapted for combination with other electrical systems
- H04M11/06—Simultaneous speech and data transmission, e.g. telegraphic transmission over the same conductors
Abstract
PURPOSE:To prevent the adverse effect on audio channel due to the mixture of data signals, by converting a plurality of bits corresponding to the audio/data identifying bit in advance to one of low level audio signals compulsively. CONSTITUTION:When an audio/data identifying V/D bit is 1, that is, a data is displayed, a flip-flop 202 is se to 1, a gate 301 in turned off and a gate 302 is turned on. Further, a 64kb/s signal of a lead 101 is thrown away and the content of a low level audio signal generating circuit 401 is sequentially outputted with the clock in 64kHz through the gates 302, 303 to an output register 501. On the other hand, the bit pattern of the low level audio signal selected not giving any hindrance to the audio channel is tored to the content of the circuit 401 and since it is looped back through a lead 402, the same content can be outputted repetitively with a given period at all times.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55089205A JPS6251547B2 (en) | 1980-07-02 | 1980-07-02 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55089205A JPS6251547B2 (en) | 1980-07-02 | 1980-07-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5715560A true JPS5715560A (en) | 1982-01-26 |
JPS6251547B2 JPS6251547B2 (en) | 1987-10-30 |
Family
ID=13964208
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55089205A Expired JPS6251547B2 (en) | 1980-07-02 | 1980-07-02 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6251547B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04324726A (en) * | 1991-04-24 | 1992-11-13 | Sanyo Electric Co Ltd | Radio telephone system |
-
1980
- 1980-07-02 JP JP55089205A patent/JPS6251547B2/ja not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04324726A (en) * | 1991-04-24 | 1992-11-13 | Sanyo Electric Co Ltd | Radio telephone system |
Also Published As
Publication number | Publication date |
---|---|
JPS6251547B2 (en) | 1987-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS61269073A (en) | Logic analyzer | |
JPH02156294A (en) | Tele text decoder | |
JPS5715560A (en) | Data signal suppressing system | |
JPS5477533A (en) | Signal generating device | |
JPS58161117A (en) | Pulse code modulation recording and reproducing device | |
JPS5319821A (en) | Electronic musical instrument | |
JPS59133627A (en) | Input and output circuit of microcomputer | |
JPS5853257A (en) | Digital data receiving circuit | |
JPS5710566A (en) | Decoding circuit | |
JPH02276348A (en) | Transmission system | |
JPS5319855A (en) | Signal selective circuit | |
JPS5421248A (en) | Companding system of delta-modulation data | |
JPS54126006A (en) | Information service device | |
JPS58182747A (en) | Series-parallel converting circuit of digital data | |
JPH01137721A (en) | White noise generating circuit | |
JPS5480661A (en) | Clock pick up circuit | |
JPS58106623A (en) | Timing signal generating device | |
JPS60116253A (en) | Bit synchronism device | |
JPS5328318A (en) | Serial data communication circuit | |
JPS6174439A (en) | Modulation system of optical modem | |
JPS53121403A (en) | Control unit for memory circuit | |
JPS57135522A (en) | Digital-to-analog converter | |
JPS56157121A (en) | Latch circuit | |
JPS6473437A (en) | Memory write protection circuit | |
JPS5881335A (en) | Frequency dividing circuit |