JPS569804A - Input-output interface of sequence controller - Google Patents

Input-output interface of sequence controller

Info

Publication number
JPS569804A
JPS569804A JP8498779A JP8498779A JPS569804A JP S569804 A JPS569804 A JP S569804A JP 8498779 A JP8498779 A JP 8498779A JP 8498779 A JP8498779 A JP 8498779A JP S569804 A JPS569804 A JP S569804A
Authority
JP
Japan
Prior art keywords
access
rams
timing
process input
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8498779A
Other languages
Japanese (ja)
Inventor
Shoichi Furutoku
Ikuro Masuda
Kanman Hamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP8498779A priority Critical patent/JPS569804A/en
Publication of JPS569804A publication Critical patent/JPS569804A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To make it possible to arrange process input-output equipments freely without limitation by making access from a processor in a controller, exercising sequence control over a controlled system, asynchronous with that from process input-output units.
CONSTITUTION: In transmitting-receiving circuits 5a1W5an and 5b1W5bn connecting with process input-output units I1WIn, buffers of RAM are built in and in access from processor 1 to RAMs of opposite 5a1 and 5b1, input signal 8 is used as an external timing signal to attain access to the contents of RAMs. Further, access from transmitting-receiving circuits 5b1W5bn to 5a1W5an can be attained completely independently of that mentioned above. On the other hand, access to the contents of RAMs from process input-output units 21W2n to 5b1W5bn is attained at timing, set inside of 5b1W5bn, asynchronously with the above-mentioned timing. Between RAMs of 5a1W5an and 5b1W5bn, data transfer for copying data images as they are is performed asynchronously with two above-mentioned kinds of timing.
COPYRIGHT: (C)1981,JPO&Japio
JP8498779A 1979-07-06 1979-07-06 Input-output interface of sequence controller Pending JPS569804A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8498779A JPS569804A (en) 1979-07-06 1979-07-06 Input-output interface of sequence controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8498779A JPS569804A (en) 1979-07-06 1979-07-06 Input-output interface of sequence controller

Publications (1)

Publication Number Publication Date
JPS569804A true JPS569804A (en) 1981-01-31

Family

ID=13845966

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8498779A Pending JPS569804A (en) 1979-07-06 1979-07-06 Input-output interface of sequence controller

Country Status (1)

Country Link
JP (1) JPS569804A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57185506A (en) * 1981-05-11 1982-11-15 Sharp Corp I/o card selecting system in sequence controller
JPS625408A (en) * 1985-07-01 1987-01-12 Fanuc Ltd Method for controlling joint-type robot
JPH01149521A (en) * 1987-12-04 1989-06-12 Fujitsu Ltd System for generating clear pulse
JPH01261705A (en) * 1988-04-13 1989-10-18 Yaskawa Electric Mfg Co Ltd Method for transferring data in programmable controller system

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57185506A (en) * 1981-05-11 1982-11-15 Sharp Corp I/o card selecting system in sequence controller
JPS625408A (en) * 1985-07-01 1987-01-12 Fanuc Ltd Method for controlling joint-type robot
WO1987000311A1 (en) * 1985-07-01 1987-01-15 Fanuc Ltd System for controlling articulated robot
JPH01149521A (en) * 1987-12-04 1989-06-12 Fujitsu Ltd System for generating clear pulse
JPH01261705A (en) * 1988-04-13 1989-10-18 Yaskawa Electric Mfg Co Ltd Method for transferring data in programmable controller system

Similar Documents

Publication Publication Date Title
JPS5884308A (en) Programmable sequence controller
JPH03191453A (en) Data processing system
JPS57191703A (en) Sequence controller
JPS5455132A (en) Input-output control system
JPS55143635A (en) Input-output controller
JPS569804A (en) Input-output interface of sequence controller
JPS5478638A (en) Input/output control circuit
JPH0314186A (en) Parallel image processor
JPS5654509A (en) Sequence controller
JPS63220368A (en) Multiprocessor type image processor
JPS63200261A (en) Dma data transfer device
JPH02155059A (en) Data transfer system
JPH01121961A (en) Data processor
JPS5679323A (en) Data transfer device
JPS5685177A (en) Picture data expanding device
JPS5624626A (en) Data processing system
JPH0371255A (en) Data transfer control system
JPS5532180A (en) Sequence controller capable of connecting plurality of external equipments
JPS53104243A (en) Computer control system of copier
JPS6177468A (en) Memory constitution for picture data of facsimile equipment
JPH0362249A (en) Data processor
JPH01111252A (en) Data transfer control system
JPS6249537A (en) Data buffer controller
JPH01118957A (en) Data processor
JPS62274851A (en) Serial communication control equipment