JPS5658234A - Manufacture of semiconductor integrated circuit - Google Patents

Manufacture of semiconductor integrated circuit

Info

Publication number
JPS5658234A
JPS5658234A JP13383679A JP13383679A JPS5658234A JP S5658234 A JPS5658234 A JP S5658234A JP 13383679 A JP13383679 A JP 13383679A JP 13383679 A JP13383679 A JP 13383679A JP S5658234 A JPS5658234 A JP S5658234A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
ic
chip
wafer
chip size
constitution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13383679A
Inventor
Koichi Oguchi
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Exposure apparatus for microlithography
    • G03F7/70425Imaging strategies, e.g. for increasing throughput, printing product fields larger than the image field, compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching, double patterning
    • G03F7/70433Layout for increasing efficiency, for compensating imaging errors, e.g. layout of exposure fields,; Use of mask features for increasing efficiency, for compensating imaging errors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Abstract

PURPOSE:To increase efficiency of utilization of a wafer by a method wherein an IC chip having a larger area is provided in the center of an Si single crystal wafer and at the same time a small-chip-sized IC is formed on the peripheral section of the IC chip. CONSTITUTION:Using a mask whereon an IC pattern 9 with a large chip size is arranged in the cente of a glass substrate 8 and an IC pattern 10 with a small chip size is arranged on the surrounding region, IC patterns 6 and 7 having a different chip size are formed on an Si substrate 5 simultaneously. With this constitution, a wafer is utilized effectively and the cost of the chips can be cut down.
JP13383679A 1979-10-17 1979-10-17 Manufacture of semiconductor integrated circuit Pending JPS5658234A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13383679A JPS5658234A (en) 1979-10-17 1979-10-17 Manufacture of semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13383679A JPS5658234A (en) 1979-10-17 1979-10-17 Manufacture of semiconductor integrated circuit

Publications (1)

Publication Number Publication Date
JPS5658234A true true JPS5658234A (en) 1981-05-21

Family

ID=15114169

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13383679A Pending JPS5658234A (en) 1979-10-17 1979-10-17 Manufacture of semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPS5658234A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5329157A (en) * 1992-07-17 1994-07-12 Lsi Logic Corporation Semiconductor packaging technique yielding increased inner lead count for a given die-receiving area
EP0709740A1 (en) * 1994-09-30 1996-05-01 Texas Instruments Incorporated Integrated circuit and method of making the same
US5532934A (en) * 1992-07-17 1996-07-02 Lsi Logic Corporation Floorplanning technique using multi-partitioning based on a partition cost factor for non-square shaped partitions
US5561086A (en) * 1993-06-18 1996-10-01 Lsi Logic Corporation Techniques for mounting semiconductor dies in die-receiving areas having support structure having notches

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5329157A (en) * 1992-07-17 1994-07-12 Lsi Logic Corporation Semiconductor packaging technique yielding increased inner lead count for a given die-receiving area
US5340772A (en) * 1992-07-17 1994-08-23 Lsi Logic Corporation Method of increasing the layout efficiency of dies on a wafer and increasing the ratio of I/O area to active area per die
US5341024A (en) * 1992-07-17 1994-08-23 Lsi Logic Corporation Method of increasing the layout efficiency of dies on a wafer, and increasing the ratio of I/O area to active area per die
US5532934A (en) * 1992-07-17 1996-07-02 Lsi Logic Corporation Floorplanning technique using multi-partitioning based on a partition cost factor for non-square shaped partitions
US5561086A (en) * 1993-06-18 1996-10-01 Lsi Logic Corporation Techniques for mounting semiconductor dies in die-receiving areas having support structure having notches
EP0709740A1 (en) * 1994-09-30 1996-05-01 Texas Instruments Incorporated Integrated circuit and method of making the same

Similar Documents

Publication Publication Date Title
JPH03165550A (en) High mounting density type semiconductor device
JPS6189657A (en) Semiconductor device and manufacture thereof
JPS5350686A (en) Production of semiconductor integrated circuit
JPS5324277A (en) Semiconductor devic e and its production
JPS60258948A (en) Ic including complementary junction type fet
JPS59220947A (en) Manufacture of semiconductor device
JPH04116848A (en) Manufacture of semiconductor device
JPH02251145A (en) Formation of bump electrode
JPS6020550A (en) Semiconductor integrated circuit device
JPS61267343A (en) Manufacture of semiconductor device
JPS57115850A (en) Chip carrier for semiconductor ic
JPH04127556A (en) Semiconductor integrated circuit
JPS5642367A (en) Manufacture of bipolar integrated circuit
JPH03218063A (en) Semiconductor integrated circuit device
JPS6083344A (en) Semiconductor integrated circuit
JPH01251631A (en) Wafer
JPH04184937A (en) Manufacture of semiconductor integrated circuit device
JPS5878452A (en) Semiconductor device
JPS61196565A (en) Semiconductor integrated circuit
JPS58184735A (en) Integrated circuit chip
JPS5921055A (en) Semiconductor device
JPH01198051A (en) Semiconductor integrated circuit
JPH04340214A (en) Manufacture of semiconductor device
JPH04152664A (en) Semiconductor device
JPS60250639A (en) Hybrid ic