JPS55901A - Data buffer control system - Google Patents

Data buffer control system

Info

Publication number
JPS55901A
JPS55901A JP12010177A JP12010177A JPS55901A JP S55901 A JPS55901 A JP S55901A JP 12010177 A JP12010177 A JP 12010177A JP 12010177 A JP12010177 A JP 12010177A JP S55901 A JPS55901 A JP S55901A
Authority
JP
Japan
Prior art keywords
service
data
counter
buffer
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12010177A
Other languages
Japanese (ja)
Other versions
JPS5919375B2 (en
Inventor
Sunao Hirata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP12010177A priority Critical patent/JPS5919375B2/en
Publication of JPS55901A publication Critical patent/JPS55901A/en
Publication of JPS5919375B2 publication Critical patent/JPS5919375B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To control effectively a multistage buffer by using a needed and irreducible number of logic circuits.
CONSTITUTION: Counter 11 is provided which decides on the order of data service factors and service factor memory flags 14 and 15 which correspond to data buffers are set by the counter 11 at every time when each service factor is generated, so that when even either data service factor memory flag 14 or 15 is set, a corresponding service will be started. In addition, this system is provided with a flag for a stand-by in case that the service is in process at that time. Then, counter 21 makes a decision on a buffer to and from which data in process of the service are inputted and outputted, and determines whether the data service factor memory flag should be reset at the time of a operation end, thereby controlling several stages of data buffer in regular order. Further, even if a next service factor is generated before the service operation end, the error is detected.
COPYRIGHT: (C)1980,JPO&Japio
JP12010177A 1977-10-07 1977-10-07 Data buffer control method Expired JPS5919375B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12010177A JPS5919375B2 (en) 1977-10-07 1977-10-07 Data buffer control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12010177A JPS5919375B2 (en) 1977-10-07 1977-10-07 Data buffer control method

Publications (2)

Publication Number Publication Date
JPS55901A true JPS55901A (en) 1980-01-07
JPS5919375B2 JPS5919375B2 (en) 1984-05-04

Family

ID=14777933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12010177A Expired JPS5919375B2 (en) 1977-10-07 1977-10-07 Data buffer control method

Country Status (1)

Country Link
JP (1) JPS5919375B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60157655A (en) * 1984-01-28 1985-08-17 Fanuc Ltd Auxiliary storage device
JPS61131526A (en) * 1984-11-30 1986-06-19 Fujitsu Ltd Manufacture of semiconductor device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60157655A (en) * 1984-01-28 1985-08-17 Fanuc Ltd Auxiliary storage device
JPH0340417B2 (en) * 1984-01-28 1991-06-18
JPS61131526A (en) * 1984-11-30 1986-06-19 Fujitsu Ltd Manufacture of semiconductor device
JPH0464455B2 (en) * 1984-11-30 1992-10-15 Fujitsu Ltd

Also Published As

Publication number Publication date
JPS5919375B2 (en) 1984-05-04

Similar Documents

Publication Publication Date Title
JPS56169481A (en) Inspection signal analyzer in catv system
JPS54117640A (en) Memory address designation system
JPS55901A (en) Data buffer control system
JPS5487145A (en) Display system for data comparison and agreement
JPS5577070A (en) Cash memory control system
JPS5259537A (en) Data processor
JPS5326632A (en) Common memory control unit
JPS52139333A (en) Data input system for cash register
JPS5556235A (en) Initializing method of terminal controller on decentralized control system
JPS54150049A (en) Pre-fetch order control system
JPS5533235A (en) Microprogram control system
JPS5457912A (en) Error display system
JPS5527919A (en) Time setting system
JPS5595157A (en) Supervisory unit for program getting out of control
JPS54161833A (en) Signal process system
JPS54117645A (en) Buffer memory control system
JPS57174725A (en) Interruption controlling system
JPS51127637A (en) Information processing device under micro program control system
JPS5685148A (en) Sensor control terminal device
JPS5652433A (en) Tabulation system
JPS54146542A (en) Priority deciding device
JPS5651075A (en) Buffer control system of address conversion
JPS5622131A (en) Data input system
JPS556668A (en) Interruption processing system of data transfer system
JPS5354434A (en) Data processing system