JPS5546615A - Signal rectifier - Google Patents
Signal rectifierInfo
- Publication number
- JPS5546615A JPS5546615A JP11917778A JP11917778A JPS5546615A JP S5546615 A JPS5546615 A JP S5546615A JP 11917778 A JP11917778 A JP 11917778A JP 11917778 A JP11917778 A JP 11917778A JP S5546615 A JPS5546615 A JP S5546615A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- terminal
- output
- half period
- tdelta
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
- Emergency Protection Circuit Devices (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
PURPOSE:To eliminate an influence of the abnormal waveform of a FM received wave due to a single pulse noise upon a demodulated waveform, by detecting the period of a modulated wave and then by correcting the period if it does not meet fixed conditions. CONSTITUTION:An output signal from receiver 8 is supplied to waveform shaper 9, which generates rectangular signal (f9). Then, it is passed through AND circuit 14, inhibit circuit 15, OR circuits 16 and 17, and FF circuit 18 to generate signals (e18C) and (e18D), which are inputted to timers 19 and 20 respectively. As well as timer 20, timer 19 is so constituted that when a signal is applied to terminal 19A after a signal is applied to terminal 19B for time T [a half period of (f8)], an output will appear at terminal 19C T-TDELTA time later and another output will also appear at terminal 19D T+TDELTA time later. As a result, when variation in the half period of signal (f8) is above constant time TDELTA, the half period of output signal (e18C) is corrected from the half period of signal (f8) and the output of this is inputted to demodulator 10, so that if an abnormal signal would be generated due to a single-pulse noise, an error component appearing at the demodulator can be suppressed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11917778A JPS5546615A (en) | 1978-09-29 | 1978-09-29 | Signal rectifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11917778A JPS5546615A (en) | 1978-09-29 | 1978-09-29 | Signal rectifier |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5546615A true JPS5546615A (en) | 1980-04-01 |
Family
ID=14754809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11917778A Pending JPS5546615A (en) | 1978-09-29 | 1978-09-29 | Signal rectifier |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5546615A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59148252A (en) * | 1983-02-14 | 1984-08-24 | Matsushita Electric Ind Co Ltd | Plate formed display device |
-
1978
- 1978-09-29 JP JP11917778A patent/JPS5546615A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59148252A (en) * | 1983-02-14 | 1984-08-24 | Matsushita Electric Ind Co Ltd | Plate formed display device |
JPH0421979B2 (en) * | 1983-02-14 | 1992-04-14 | Matsushita Electric Ind Co Ltd |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5531342A (en) | Receiving device | |
JPS5546615A (en) | Signal rectifier | |
JPS5397714A (en) | Signal holding circuit | |
JPS55107388A (en) | Synchronizing signal separation system | |
JPS56135128A (en) | Knocking oscillation detection device | |
ES8603127A1 (en) | Electronic circuits and signal generator using them. | |
KR890010839A (en) | VCR automatic time adjustment timer | |
JPS5775050A (en) | Am detecting circuit | |
SU725262A1 (en) | Device for receiving discrete signals with pulse modulation | |
JPS5593528A (en) | Data demodulation unit | |
JPS5378725A (en) | Process circuit for color video signal | |
JPS55124353A (en) | Bracketing test method | |
JPS52111622A (en) | Semiconductor control apparatus | |
SU1241506A1 (en) | Synchronous device | |
JPS57135371A (en) | Phase discriminator | |
JPS56114445A (en) | Impulsive noise removing circuit of receiver | |
KR880012038A (en) | Digital Compensation Device for Specific Disturbance Signals | |
JPS5481012A (en) | Receiver of automatic tuning | |
JPS54131809A (en) | Synthesizer receiver | |
SU1536512A1 (en) | Device for suppression of narrow-band noise | |
SU497736A1 (en) | Reverse device in the intersymbol distortion corrector | |
JPS5456318A (en) | Phase matching detection method of facsimile | |
JPS56110383A (en) | Picture signal correcting device | |
JPS57197970A (en) | Ghost eliminating device | |
JPS57184383A (en) | Dropout detecting circuit |