JPS5537642A - Inter-processor communication system - Google Patents
Inter-processor communication systemInfo
- Publication number
- JPS5537642A JPS5537642A JP11031278A JP11031278A JPS5537642A JP S5537642 A JPS5537642 A JP S5537642A JP 11031278 A JP11031278 A JP 11031278A JP 11031278 A JP11031278 A JP 11031278A JP S5537642 A JPS5537642 A JP S5537642A
- Authority
- JP
- Japan
- Prior art keywords
- transfer
- memory
- stored
- instruction
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To reduce delay of a transfer process by providing a memory unit stored with an ACT instruction letting a transfer controller konw a communication-destination processor and a WAIT instruction indicating a storage area for communication information to its own processor.
CONSTITUTION: Processors 1-0W1-n are linked by bus 6 thorugh transfer controllers 2-0W2-n. To make transfer controller 2-i of processor 1-i serve as a transmission side, an ACT instruction is read from individual memory 3-i and stored in memory 11 and a WAIT instruction previously set up to a transfer controller at a transfer destination is started. When unit 2-i serves as a reception side, the WAIT instruction is stored in memory 11. The contents of the header of information inputted via bus 6 are checked by address match decision part 13 and when the information is its own, data is stored in indivicdual memory 3-i according to the reception information storage area address of the WAIT instruction. Consequently data is transferred among transfer controllers directly, so that no delay of a transfer process will occur.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53110312A JPS5833970B2 (en) | 1978-09-08 | 1978-09-08 | Inter-processor communication method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53110312A JPS5833970B2 (en) | 1978-09-08 | 1978-09-08 | Inter-processor communication method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5537642A true JPS5537642A (en) | 1980-03-15 |
JPS5833970B2 JPS5833970B2 (en) | 1983-07-23 |
Family
ID=14532512
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53110312A Expired JPS5833970B2 (en) | 1978-09-08 | 1978-09-08 | Inter-processor communication method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5833970B2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0255339U (en) * | 1988-10-12 | 1990-04-20 | ||
WO1992006435A1 (en) * | 1990-09-28 | 1992-04-16 | Fujitsu Limited | Message control system in a data communication system |
WO1992006430A1 (en) * | 1990-09-28 | 1992-04-16 | Fujitsu Limited | Message control system in a data communication system |
WO1992006431A1 (en) * | 1990-09-28 | 1992-04-16 | Fujitsu Limited | Message control method for data communication system |
JP2512847B2 (en) * | 1990-09-28 | 1996-07-03 | 富士通株式会社 | Message control method for data communication system |
JP2512848B2 (en) * | 1990-09-28 | 1996-07-03 | 富士通株式会社 | Message control method for data communication system |
JP2512849B2 (en) * | 1990-09-28 | 1996-07-03 | 富士通株式会社 | Message control method for data communication system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5040732A (en) * | 1973-03-01 | 1975-04-14 |
-
1978
- 1978-09-08 JP JP53110312A patent/JPS5833970B2/en not_active Expired
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5040732A (en) * | 1973-03-01 | 1975-04-14 |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0255339U (en) * | 1988-10-12 | 1990-04-20 | ||
WO1992006435A1 (en) * | 1990-09-28 | 1992-04-16 | Fujitsu Limited | Message control system in a data communication system |
WO1992006430A1 (en) * | 1990-09-28 | 1992-04-16 | Fujitsu Limited | Message control system in a data communication system |
WO1992006431A1 (en) * | 1990-09-28 | 1992-04-16 | Fujitsu Limited | Message control method for data communication system |
US5410650A (en) * | 1990-09-28 | 1995-04-25 | Fujitsu Limited | Message control system for data communication system |
JP2512847B2 (en) * | 1990-09-28 | 1996-07-03 | 富士通株式会社 | Message control method for data communication system |
JP2512848B2 (en) * | 1990-09-28 | 1996-07-03 | 富士通株式会社 | Message control method for data communication system |
JP2512849B2 (en) * | 1990-09-28 | 1996-07-03 | 富士通株式会社 | Message control method for data communication system |
US5592624A (en) * | 1990-09-28 | 1997-01-07 | Fujitsu Limited | Data communication for controlling message transmission and reception among processing modules using information stored in descriptor to form a loosely coupled multiprocessing system |
US5727151A (en) * | 1990-09-28 | 1998-03-10 | Fujitsu Limited | Message control system specifying message storage buffer for data communication system with general purpose and arbitrary form buffers |
Also Published As
Publication number | Publication date |
---|---|
JPS5833970B2 (en) | 1983-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57105879A (en) | Control system for storage device | |
JPS57138079A (en) | Information processor | |
JPS5537642A (en) | Inter-processor communication system | |
JPS55153024A (en) | Bus control system | |
JPS5786959A (en) | Data transfer control system | |
JPS5797133A (en) | Control system of data transfer | |
JPS554676A (en) | Timer control system for data process system | |
JPS5642868A (en) | Access method for common memory in multiprocessor system | |
JPS54122060A (en) | Inter-processor information transfer system | |
JPS54104247A (en) | Information processing system | |
JPS5563453A (en) | Memory system | |
JPS5563455A (en) | Memory system | |
JPS55157027A (en) | Input and output transfer control unit | |
JPS54140841A (en) | Memory control system of multiprocessor system | |
JPS54133042A (en) | Direct memory access system in multi processor | |
JPS5394836A (en) | Data process system | |
JPS5582328A (en) | Common bus control system | |
JPS5730179A (en) | Buffer memory control system | |
JPS559278A (en) | Constitution system of bus line for information processor | |
JPS5537616A (en) | Multiinterruption-by-phenomenon system of communication controller | |
JPS55147720A (en) | Multimemory bus | |
JPS5659339A (en) | Input/output control unit | |
JPS5644953A (en) | Parallel processor system | |
JPS54129941A (en) | Cross-call control system | |
JPS57196338A (en) | Data processor |