JPS5476095A - Matrix drive system of storage type liquid crystal element - Google Patents

Matrix drive system of storage type liquid crystal element

Info

Publication number
JPS5476095A
JPS5476095A JP14425977A JP14425977A JPS5476095A JP S5476095 A JPS5476095 A JP S5476095A JP 14425977 A JP14425977 A JP 14425977A JP 14425977 A JP14425977 A JP 14425977A JP S5476095 A JPS5476095 A JP S5476095A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
scanning
period
set
selection
liquid crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14425977A
Inventor
Koichi Kasahara
Akira Saito
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Abstract

PURPOSE: To definitely perform display, by excluding the cross talk caused from write-in to display, through the application of the hold voltage to the video element on the existing scanning electrodes until all the scannings for the scanning electrodes are finished, in driving the coresteric phase liquid crystal.
CONSTITUTION: The voltages y1 to yn including the scanning pulse are set to the AC rectangular wave voltage of ±E1 for the period T1 at scanning selection, ±E2 for the period T2 at scanning non-selection and ±E1 for the period T3. Further, in other periods excluding T1, T2 and T3, the circuit is set to the high impedance open state. On the other hand, the voltage x1 including the information pulse is set to the AC rectangular wave voltage ON of ±E1 in phase at the information selection and to OFF of ±E1 in opposite phase at information non-selection, at the period nT1 when the write-in scanning is made with the voltages y1 to yn including the scanning pulse, and in other periods than mentioned above, the circuit is set to high impedance open condition. ±E1 and ±E2 are suitably selected for y1 to yn and x1, and the state of the liquid crystal layer of the selected video element is sequentially changed to each state of erase, write-in and hold and display according to the period of T2, T1, T3 and after T3.
COPYRIGHT: (C)1979,JPO&Japio
JP14425977A 1977-11-30 1977-11-30 Matrix drive system of storage type liquid crystal element Pending JPS5476095A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14425977A JPS5476095A (en) 1977-11-30 1977-11-30 Matrix drive system of storage type liquid crystal element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14425977A JPS5476095A (en) 1977-11-30 1977-11-30 Matrix drive system of storage type liquid crystal element

Publications (1)

Publication Number Publication Date
JPS5476095A true true JPS5476095A (en) 1979-06-18

Family

ID=15357930

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14425977A Pending JPS5476095A (en) 1977-11-30 1977-11-30 Matrix drive system of storage type liquid crystal element

Country Status (1)

Country Link
JP (1) JPS5476095A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59164597A (en) * 1983-02-24 1984-09-17 Commissariat Energie Atomique Continuous control process for matrix display
JP2004246354A (en) * 2003-01-28 2004-09-02 Eastman Kodak Co Drive scheme for cholesteric liquid crystal display

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59164597A (en) * 1983-02-24 1984-09-17 Commissariat Energie Atomique Continuous control process for matrix display
JP2004246354A (en) * 2003-01-28 2004-09-02 Eastman Kodak Co Drive scheme for cholesteric liquid crystal display
JP4684559B2 (en) * 2003-01-28 2011-05-18 インダストリアル・テクノロジー・リサーチ・インスティテュートIndustrial Technology Research Institute Driving scheme of a cholesteric liquid crystal display

Similar Documents

Publication Publication Date Title
US5412397A (en) Driving circuit for a matrix type display device
US4366504A (en) Thin-film EL image display panel
US4922241A (en) Display device for forming a frame on a display when the device operates in a block or line access mode
US4511926A (en) Scanning liquid crystal display cells
US4378557A (en) Liquid crystal matrix display
US4746915A (en) Drive circuit for matrix display device
US6424329B1 (en) System for driving a nematic liquid crystal
US4845473A (en) Method of driving a liquid crystal matrix display panel
US4082430A (en) Driving circuit for a matrix-addressed liquid crystal display device
EP0288168A2 (en) Display device
US4556880A (en) Liquid crystal display apparatus
US5247290A (en) Method of operation for reducing power, increasing life and improving performance of epids
US4945352A (en) Active matrix display device of the nonlinear two-terminal type
GB2146478A (en) LCD display devices
US4380008A (en) Method of driving a matrix type phase transition liquid crystal display device to obtain a holding effect and improved response time for the erasing operation
GB2075738A (en) Driving guest-host type phase transition liquid crystal matrix panel
JP2004102055A (en) Dispersion system driving circuit and its driving method, electrophoresis display device and its driving method, and electronic equipment
US4317115A (en) Driving device for matrix-type display panel using guest-host type phase transition liquid crystal
US5283564A (en) Liquid crystal apparatus with temperature-dependent pulse manipulation
JP2003140619A (en) Active matrix display device, and device for driving active matrix display panel
US4908613A (en) Display device
US5011269A (en) Method of driving a ferroelectric liquid crystal matrix panel
US5010328A (en) Display device
EP0342835A1 (en) Liquid crystal cell addressing
US6489941B1 (en) Liquid crystal display apparatus with driving circuit to make full use of TL-AFLC response speed and method for driving the apparatus