JPS5347240A - Control system for intermediate buffer - Google Patents
Control system for intermediate bufferInfo
- Publication number
- JPS5347240A JPS5347240A JP12171876A JP12171876A JPS5347240A JP S5347240 A JPS5347240 A JP S5347240A JP 12171876 A JP12171876 A JP 12171876A JP 12171876 A JP12171876 A JP 12171876A JP S5347240 A JPS5347240 A JP S5347240A
- Authority
- JP
- Japan
- Prior art keywords
- intermediate buffer
- control system
- comparator
- decrease
- reduce
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12171876A JPS5347240A (en) | 1976-10-09 | 1976-10-09 | Control system for intermediate buffer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12171876A JPS5347240A (en) | 1976-10-09 | 1976-10-09 | Control system for intermediate buffer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5347240A true JPS5347240A (en) | 1978-04-27 |
| JPS5643546B2 JPS5643546B2 (cs) | 1981-10-13 |
Family
ID=14818150
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12171876A Granted JPS5347240A (en) | 1976-10-09 | 1976-10-09 | Control system for intermediate buffer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5347240A (cs) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0032956B1 (en) * | 1979-07-25 | 1987-09-30 | Fujitsu Limited | Data processing system utilizing hierarchical memory |
| US5361342A (en) * | 1990-07-27 | 1994-11-01 | Fujitsu Limited | Tag control system in a hierarchical memory control system |
-
1976
- 1976-10-09 JP JP12171876A patent/JPS5347240A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0032956B1 (en) * | 1979-07-25 | 1987-09-30 | Fujitsu Limited | Data processing system utilizing hierarchical memory |
| US5361342A (en) * | 1990-07-27 | 1994-11-01 | Fujitsu Limited | Tag control system in a hierarchical memory control system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5643546B2 (cs) | 1981-10-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS549380A (en) | Sequence controller | |
| JPS51148307A (en) | Speech path network control system | |
| JPS5344134A (en) | Microprogram control system | |
| JPS5398752A (en) | Microprogram control system | |
| JPS5347240A (en) | Control system for intermediate buffer | |
| JPS526030A (en) | Address control system | |
| JPS5429530A (en) | Memory control system | |
| JPS5229584A (en) | Back up control system | |
| JPS52100947A (en) | Advanced control system | |
| JPS5283033A (en) | Memory diagnostic system | |
| JPS51122338A (en) | Access control system for main memory equipment | |
| JPS51126020A (en) | Micro program control equipment | |
| JPS522141A (en) | Interruption control system | |
| JPS5222838A (en) | Control unit for central controls | |
| JPS51141559A (en) | Bus control system | |
| JPS52151492A (en) | Sequence controller | |
| JPS53129688A (en) | Timing system | |
| JPS5211835A (en) | Buffer register control system | |
| JPS5227232A (en) | State control system of bus select circuit | |
| JPS53108748A (en) | System control system | |
| JPS5335439A (en) | Store control system | |
| JPS51138352A (en) | Microprogram control system | |
| JPS53116041A (en) | System controller | |
| JPS5328351A (en) | Program sequence control unit | |
| JPS5353929A (en) | Memory system |