JPS4971872A - - Google Patents

Info

Publication number
JPS4971872A
JPS4971872A JP11327772A JP11327772A JPS4971872A JP S4971872 A JPS4971872 A JP S4971872A JP 11327772 A JP11327772 A JP 11327772A JP 11327772 A JP11327772 A JP 11327772A JP S4971872 A JPS4971872 A JP S4971872A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11327772A
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11327772A priority Critical patent/JPS4971872A/ja
Publication of JPS4971872A publication Critical patent/JPS4971872A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP11327772A 1972-11-10 1972-11-10 Pending JPS4971872A (enrdf_load_stackoverflow)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11327772A JPS4971872A (enrdf_load_stackoverflow) 1972-11-10 1972-11-10

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11327772A JPS4971872A (enrdf_load_stackoverflow) 1972-11-10 1972-11-10

Publications (1)

Publication Number Publication Date
JPS4971872A true JPS4971872A (enrdf_load_stackoverflow) 1974-07-11

Family

ID=14608082

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11327772A Pending JPS4971872A (enrdf_load_stackoverflow) 1972-11-10 1972-11-10

Country Status (1)

Country Link
JP (1) JPS4971872A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51113465A (en) * 1975-03-28 1976-10-06 Hitachi Ltd Lead frame
JPH0595043U (ja) * 1991-12-31 1993-12-24 太陽誘電株式会社 半導体チップの実装回路基板

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51113465A (en) * 1975-03-28 1976-10-06 Hitachi Ltd Lead frame
JPH0595043U (ja) * 1991-12-31 1993-12-24 太陽誘電株式会社 半導体チップの実装回路基板

Similar Documents

Publication Publication Date Title
CS154807B1 (enrdf_load_stackoverflow)
CS158484B1 (enrdf_load_stackoverflow)
CS156198B1 (enrdf_load_stackoverflow)
CS158509B1 (enrdf_load_stackoverflow)
CS156698B1 (enrdf_load_stackoverflow)
CS156691B1 (enrdf_load_stackoverflow)
CS158846B1 (enrdf_load_stackoverflow)
CS155790B1 (enrdf_load_stackoverflow)
CS155647B1 (enrdf_load_stackoverflow)
CS155640B1 (enrdf_load_stackoverflow)
CS155620B1 (enrdf_load_stackoverflow)
CS155580B1 (enrdf_load_stackoverflow)
CS155086B1 (enrdf_load_stackoverflow)
CH578072A5 (enrdf_load_stackoverflow)
CH599631A5 (enrdf_load_stackoverflow)
CH566411A5 (enrdf_load_stackoverflow)
CH569225A5 (enrdf_load_stackoverflow)
CH570921A5 (enrdf_load_stackoverflow)
CH573364A5 (enrdf_load_stackoverflow)
CH573868A5 (enrdf_load_stackoverflow)
CH574045A5 (enrdf_load_stackoverflow)
CH574261A5 (enrdf_load_stackoverflow)
CH576804A5 (enrdf_load_stackoverflow)
CH577604A5 (enrdf_load_stackoverflow)
BG17156A1 (enrdf_load_stackoverflow)