JPH10321566A - Method for polishing semiconductor device - Google Patents

Method for polishing semiconductor device

Info

Publication number
JPH10321566A
JPH10321566A JP12844097A JP12844097A JPH10321566A JP H10321566 A JPH10321566 A JP H10321566A JP 12844097 A JP12844097 A JP 12844097A JP 12844097 A JP12844097 A JP 12844097A JP H10321566 A JPH10321566 A JP H10321566A
Authority
JP
Japan
Prior art keywords
polishing
cloth
semiconductor device
polishing cloth
hardness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP12844097A
Other languages
Japanese (ja)
Inventor
Katsumi Tsunoda
勝己 角田
Hirobumi Fukumoto
博文 福本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Asahi Chemical Industry Co Ltd
Original Assignee
Asahi Chemical Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Asahi Chemical Industry Co Ltd filed Critical Asahi Chemical Industry Co Ltd
Priority to JP12844097A priority Critical patent/JPH10321566A/en
Publication of JPH10321566A publication Critical patent/JPH10321566A/en
Withdrawn legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To improve the yield of a method for polishing semiconductor device by reducing the number of foreign matters in polishing the semiconductor device by polishing the semiconductor device with a second polishing cloth having lower hardness lower than a firs polishing cloth has after the device is polished with the first polishing cloth, and then, only with pure water by using the second polishing cloth in polishing the device. SOLUTION: In polishing a semiconductor device by using a chemical mechanical polishing device, the semiconductor device is polished with a second polishing cloth having lower hardness than a first polishing cloth has after the device is polishing with the first polishing cloth, and then, only with pure water by using the second polishing cloth. The suitable polishing amount X and polishing pressure P with the second polishing cloth are 100 Å<=X<=1,000 Å and 70 g/cm<2> <=P<=210 g/cm<2> , respectively, and the suitable polishing time T with the pure water is 10 sec<=T<=60 sec. The suitable hardness of the first and second polishing cloths are 60-95 (ASKER-C) and 20-70, respectively.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、CMP(ケミカル
・メカニカル・ポリッシング)装置を用いて半導体装置
を研磨する半導体装置の研磨方法で、特に半導体装置の
層間絶縁膜の研磨方法に関する。
The present invention relates to a method for polishing a semiconductor device using a CMP (Chemical Mechanical Polishing) apparatus, and more particularly to a method for polishing an interlayer insulating film of the semiconductor device.

【0002】[0002]

【従来の技術】従来、CMP技術はシリコンウエハー等
の研磨に用いられてきたわけであるが、最近では、半導
体装置の製造プロセスにおいて、特に層間絶縁膜の平坦
化する技術として用いられるようになってきた。層間絶
縁膜を平坦化する半導体装置の研磨方法においては、研
磨するウエハー面内の異物を如何にして低減するかによ
って半導体装置の最終収率が決まるといっても過言では
ない。
2. Description of the Related Art Conventionally, the CMP technique has been used for polishing a silicon wafer or the like, but recently, it has been used as a technique for flattening an interlayer insulating film in a semiconductor device manufacturing process. Was. It is no exaggeration to say that in a method of polishing a semiconductor device in which an interlayer insulating film is planarized, the final yield of the semiconductor device is determined by how to reduce foreign substances in the surface of a wafer to be polished.

【0003】異物とは研磨時の砥粒であるシリカの残り
と、研磨時に発生する非常に表面的な浅い傷であるマイ
クロスクラッチを意味する。特にマイクロスクラッチ
は、研磨剤の品質、研磨布の硬度に大きく依存し、特に
研磨剤によっては、研磨面内に数万個もの欠陥を生じる
ものも存在する上、その発生数も研磨剤のロットによっ
て大きく変動する問題がある。
[0003] The foreign matter means a residue of silica which is an abrasive grain at the time of polishing and a micro scratch which is a very superficial scratch generated at the time of polishing. In particular, micro-scratch greatly depends on the quality of the polishing agent and the hardness of the polishing cloth.Some polishing agents may cause tens of thousands of defects on the polishing surface, and the number of generated micro-scratch also depends on the polishing lot. There is a problem that varies greatly.

【0004】[0004]

【発明が解決しょうとする課題】本発明における課題
は、半導体装置の研磨方法において、研磨時の異物を減
少させ収率を向上させる半導体装置の研磨方法を提供す
ることである。
SUMMARY OF THE INVENTION It is an object of the present invention to provide a method for polishing a semiconductor device, which reduces foreign matter during polishing and improves the yield.

【0005】[0005]

【課題を解決するための手段】上記課題を解決するため
に本発明者は、研磨方法を検討した結果、研磨時の異物
を減少する研磨方法を見出した。つまり、請求項1にか
かる半導体装置の研磨方法は、CMP装置を用いて半導
体装置を研磨する半導体装置の研磨方法において、第1
の研磨布を用いて研磨を施した後に、硬度が前記第1の
研磨布以下である第2の研磨布を用いて研磨を施した後
に、前記第2の研磨布を用いて超純水のみで研磨するこ
とを特徴とするものである。
Means for Solving the Problems In order to solve the above problems, the present inventor has studied a polishing method, and as a result, has found a polishing method for reducing foreign matter during polishing. That is, the method for polishing a semiconductor device according to claim 1 is a method for polishing a semiconductor device using a CMP apparatus, the method comprising:
After polishing using a polishing cloth of above, after polishing using a second polishing cloth having a hardness equal to or lower than the first polishing cloth, only ultrapure water is used using the second polishing cloth. It is characterized by being polished by.

【0006】また、請求項2にかかる半導体装置の研磨
方法は、請求項1記載の半導体装置の研磨方法におい
て、前記第2の研磨布を用いた研磨の研磨量Xが100
Å≦X≦1000Åであることを特徴とするものであ
る。また、請求項3にかかる半導体装置の研磨方法は、
請求項1記載の半導体装置の研磨方法において、前記第
2の研磨布を用いた研磨の研磨圧力Pが、70g/cm
2 ≦P≦210g/cm2 であることを特徴とするもの
である。また、請求項4にかかる半導体装置の研磨方法
は、請求項1記載の半導体装置の研磨方法において、前
記超純水による研磨の研磨時間Tが、10秒≦T≦60
秒であることを特徴とするものである。
According to a second aspect of the present invention, in the method of polishing a semiconductor device according to the first aspect, the polishing amount X of the polishing using the second polishing cloth is 100.
{≦ X ≦ 1000}. Further, a polishing method of a semiconductor device according to claim 3 comprises:
2. The method for polishing a semiconductor device according to claim 1, wherein a polishing pressure P of polishing using said second polishing cloth is 70 g / cm.
2 ≦ P ≦ 210 g / cm 2 . According to a fourth aspect of the present invention, in the method for polishing a semiconductor device according to the first aspect, the polishing time T of polishing with the ultrapure water is 10 seconds ≦ T ≦ 60.
Seconds.

【0007】[0007]

【発明の実施の形態】本発明を以下に詳細に説明する。
本発明の第1の研磨布を用いた研磨とは、硬度が60〜
95(ASKER−C)の範囲の研磨布を用いた研磨で
ある。具体的にはIC1400、IC1000などの発
泡ポリウレタンパッド(ロデール社製)、フッ素樹脂パ
ッド(旭化成製)などの研磨布を用いた研磨である。そ
の時の研磨剤としては、ヒュームドシリカ、コロイダル
シリカで、これらをアンモニア水、あるいは水酸化カリ
ウム水溶液に分散させたものを用いる。
DETAILED DESCRIPTION OF THE INVENTION The present invention will be described in detail below.
Polishing using the first polishing cloth of the present invention means that the hardness is 60 to
Polishing using a polishing cloth in the range of 95 (ASKER-C). Specifically, the polishing is performed using a polishing cloth such as a foamed polyurethane pad (manufactured by Rodale) such as IC1400 and IC1000, and a fluorine resin pad (manufactured by Asahi Kasei). As the polishing agent at that time, fumed silica or colloidal silica which is dispersed in aqueous ammonia or aqueous potassium hydroxide solution is used.

【0008】また、第2の研磨布を用いた研磨とは、硬
度が第1の研磨布以下である研磨布を用い、前記の研磨
剤を用いた研磨である。この時の第2の研磨布の硬度と
しては、20〜70(ASKER−C)が好適である。
具体的にはSUPREME、WHITEXなどのポリウ
レタンパッド(ロデール社製)、SUBA400などの
不織布パッド(ロデール社製)などの研磨布を用いた研
磨である。第2の研磨布による研磨の条件は、研磨圧力
Pが70g/cm2 ≦P≦210g/cm2 、研磨量X
が100Å≦X≦1000Å、研磨時間Tが10秒≦T
≦60秒が好適である。
The polishing using the second polishing cloth is a polishing using a polishing cloth having a hardness equal to or lower than the first polishing cloth and using the above-mentioned polishing agent. The hardness of the second polishing cloth at this time is preferably 20 to 70 (ASKER-C).
Specifically, polishing using a polishing cloth such as a polyurethane pad (made by Rodale) such as SUPREME or WHITEX or a non-woven fabric pad (made by Rodale) such as SUBA400 is used. The polishing conditions with the second polishing cloth are as follows: polishing pressure P is 70 g / cm 2 ≦ P ≦ 210 g / cm 2 , and polishing amount X
100 ° ≦ X ≦ 1000 °, polishing time T is 10 seconds ≦ T
≦ 60 seconds is preferred.

【0009】第2の研磨布の硬度を第1の研磨布より低
くするのは、硬度の低い研磨布で研磨を行うことによっ
て表面の極浅い部分を低ダメージで除去し、マイクロス
クラッチを減少させる為である。また、超純水のみによ
る研磨とは、第2の研磨布を用い研磨剤を用いず超純水
のみによる研磨である。研磨条件は、研磨圧力Pが70
g/cm2 ≦P≦210g/cm2 、研磨時間Tが10
秒≦T≦60秒が好適であり、殆ど研磨されない。つま
り、第1、第2の研磨布による研磨において付着したシ
リカを有効的に除去する為である。
[0009] The hardness of the second polishing cloth is made lower than that of the first polishing cloth by polishing with a polishing cloth having a low hardness, thereby removing a very shallow portion of the surface with low damage and reducing micro scratches. That's why. The polishing using only ultrapure water is polishing using only ultrapure water using a second polishing cloth without using an abrasive. The polishing condition is such that the polishing pressure P is 70.
g / cm 2 ≦ P ≦ 210 g / cm 2 and polishing time T is 10
Seconds ≦ T ≦ 60 seconds are preferable, and almost no polishing is performed. That is, it is for effectively removing the silica adhered in the polishing by the first and second polishing cloths.

【0010】[0010]

【実施例】以下、本発明を実施例に基づいて説明する。
図3は、本発明に用いた研磨装置(WESTECH 4
72)である。本研磨装置の特徴は、定盤を2つ有する
ことである。装置の定盤Aに第1の研磨布(硬度95
ASKER−C)を貼り付け、定盤Bに第2の研磨布
(硬度50 ASKER−C)を貼り付けた。研磨剤
は、ヒュウムドシリカ(基本粒子径200Å〜400)
を、13wt%アンモニア水に分散させたもの(PH=
10.8)を用いた。つまり、定盤Aを用いた研磨が第
1の研磨布を用いた研磨であって、研磨布IC1000
(ロデール社製)、研磨圧力490g/cm2 、定盤回
転数28rpm、研磨時間3分、研磨剤150cc/m
in、研磨量約6000Åの条件で研磨した。定盤Bを
用いた研磨が第2の研磨布を用いた研磨であって、研磨
布SUPREME(ロデール社製)、研磨圧力210g
/cm2 、定盤回転数30rpm、研磨時間1分、研磨
剤200cc/min、研磨量約500Åの条件で研磨
した。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described below based on embodiments.
FIG. 3 shows a polishing apparatus (WESTTECH 4) used in the present invention.
72). The feature of this polishing apparatus is that it has two surface plates. A first polishing cloth (with a hardness of 95
ASKER-C) and a second polishing pad (hardness: 50 ASKER-C) was attached to the surface plate B. Polishing agent is fumed silica (basic particle diameter 200 ~ 400)
Is dispersed in 13 wt% ammonia water (PH =
10.8) was used. That is, the polishing using the platen A is the polishing using the first polishing cloth, and the polishing cloth IC1000
(Rodel), polishing pressure 490 g / cm 2 , platen rotation speed 28 rpm, polishing time 3 minutes, polishing agent 150 cc / m
In, polishing was performed under the conditions of a polishing amount of about 6000 °. Polishing using the platen B is polishing using the second polishing cloth, polishing cloth SUPREME (manufactured by Rodale), polishing pressure 210 g.
The polishing was performed under the following conditions: / cm 2 , platen rotation speed 30 rpm, polishing time 1 minute, abrasive 200 cc / min, and polishing amount about 500 °.

【0011】本実施例では、半導体装置として、パター
ンのない酸化膜付きモニターウエハー(プラズマTEO
S酸化膜1.2ミクロン付き)を研磨し、異物のチェッ
ク(斜入射式レーザー光による異物検査器)を行った。
第2の研磨布による研磨の効果を調べるために、比較例
として、第1の研磨布のみを用いて研磨を施した場合も
異物チェックを行った。その異物測定の比較結果を図2
に示す。この比較結果から、第1の研磨布のみの研磨の
異物数が3000個以上(0.15ミクロン以上)か
ら、第2の研磨布を用いた研磨を施すことによって、異
物数は激的に減少し、約140個(0.15ミクロン以
上)まで低減できることがわかった。つまり、第2の研
磨布を用いた研磨を施すことによって、主にマイクロス
クラッチによる研磨面内異物を大きく低減できることが
わかる。
In this embodiment, as a semiconductor device, a monitor wafer with an oxide film without a pattern (plasma TEO)
The S oxide film (with 1.2 μm) was polished, and foreign matter was checked (foreign matter inspection device using oblique incidence laser light).
In order to examine the effect of the polishing by the second polishing cloth, a foreign substance check was also performed as a comparative example when polishing was performed using only the first polishing cloth. Fig. 2 shows the comparison result of the foreign matter measurement.
Shown in From this comparison result, it can be seen that the number of foreign particles in the polishing using only the first polishing cloth is 3000 or more (0.15 μm or more), and the number of foreign substances is sharply reduced by performing polishing using the second polishing cloth. However, it was found that the number could be reduced to about 140 (0.15 microns or more). In other words, it can be seen that by performing polishing using the second polishing cloth, foreign matters in the polished surface mainly due to micro scratches can be significantly reduced.

【0012】さらに、第2の研磨布の研磨の後に、超純
水のみの研磨を研磨圧力210g/cm2 、定盤回転数
30rpm、研磨時間30秒の条件で研磨した。超純水
のみの研磨効果を調べるために、比較のため、第1の研
磨布と第2の研磨布により研磨を施した場合と、さらに
第2の研磨布を用いて超純水のみの研磨を入れた場合に
ついて異物チェックを行った。その結果を図1に示す。
異物数が超純水研磨なしの場合の約140個(0.15
ミクロン以上)が、超純水研磨により約50個以下にま
で減少しているのがわかる。つまり、超純水のみの研磨
で付着したシリカが有効に除去されたためである。
Further, after the polishing of the second polishing cloth, polishing was carried out using only ultrapure water under the conditions of a polishing pressure of 210 g / cm 2 , a platen rotation speed of 30 rpm, and a polishing time of 30 seconds. For the purpose of examining the polishing effect of ultrapure water only, for comparison, polishing was performed with a first polishing cloth and a second polishing cloth, and polishing with ultrapure water only was further performed using a second polishing cloth. Was checked for foreign substances. The result is shown in FIG.
Approximately 140 particles (0.15
It can be seen that the micron size is reduced to about 50 or less by ultrapure water polishing. That is, the silica adhered by polishing only with ultrapure water was effectively removed.

【0013】[0013]

【発明の効果】本発明によって、半導体装置の研磨方法
において、研磨時の異物の数を大きく減少させることが
可能となり、マイクロスクラッチ等の傷による収率の低
下を防ぐことが出来き、収率向上の効果をもたらす。
According to the present invention, in the method of polishing a semiconductor device, the number of foreign substances at the time of polishing can be greatly reduced, and a decrease in the yield due to scratches such as micro scratches can be prevented. It has the effect of improvement.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第2の研磨布による研磨の効果を説明
する図である。
FIG. 1 is a diagram illustrating an effect of polishing by a second polishing cloth of the present invention.

【図2】本発明の超純水のみによる研磨の効果を説明す
る図である。
FIG. 2 is a diagram illustrating the effect of polishing using only ultrapure water according to the present invention.

【図3】本発明に使用した研磨装置を示す図である。FIG. 3 is a view showing a polishing apparatus used in the present invention.

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 CMP(ケミカル・メカニカル・ポリッ
シング)装置を用いて半導体装置を研磨する半導体装置
の研磨方法において、第1の研磨布を用いて研磨を施し
た後に、硬度が前記第1の研磨布以下である第2の研磨
布を用いて研磨を施した後に、前記第2の研磨布を用い
て超純水のみで研磨することを特徴とする半導体装置の
研磨方法。
1. A semiconductor device polishing method for polishing a semiconductor device using a CMP (Chemical Mechanical Polishing) apparatus, wherein after the first polishing cloth is polished, the hardness is reduced to the first polishing value. A polishing method for a semiconductor device, comprising: polishing using a second polishing cloth that is not larger than a cloth, and then polishing using only the ultrapure water using the second polishing cloth.
【請求項2】 請求項1記載の半導体装置の研磨方法に
おいて、前記第2の研磨布を用いた研磨の研磨量Xが1
00Å≦X≦1000Åであることを特徴とする半導体
装置の研磨方法。
2. The method for polishing a semiconductor device according to claim 1, wherein a polishing amount X of the polishing using said second polishing cloth is one.
A polishing method for a semiconductor device, wherein 00Å ≦ X ≦ 1000Å.
【請求項3】 請求項1記載の半導体装置の研磨方法に
おいて、前記第2の研磨布を用いた研磨の研磨圧力P
が、70g/cm2 ≦P≦210g/cm2 であること
を特徴とする半導体装置の研磨方法。
3. The polishing method for a semiconductor device according to claim 1, wherein a polishing pressure P for polishing using said second polishing cloth.
Satisfies 70 g / cm 2 ≦ P ≦ 210 g / cm 2 .
【請求項4】 請求項1記載の半導体装置の研磨方法に
おいて、前記超純水による研磨の研磨時間Tが、10秒
≦T≦60秒であることを特徴とする半導体装置の研磨
方法。
4. The method for polishing a semiconductor device according to claim 1, wherein a polishing time T for polishing with the ultrapure water is 10 seconds ≦ T ≦ 60 seconds.
JP12844097A 1997-05-19 1997-05-19 Method for polishing semiconductor device Withdrawn JPH10321566A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12844097A JPH10321566A (en) 1997-05-19 1997-05-19 Method for polishing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12844097A JPH10321566A (en) 1997-05-19 1997-05-19 Method for polishing semiconductor device

Publications (1)

Publication Number Publication Date
JPH10321566A true JPH10321566A (en) 1998-12-04

Family

ID=14984793

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12844097A Withdrawn JPH10321566A (en) 1997-05-19 1997-05-19 Method for polishing semiconductor device

Country Status (1)

Country Link
JP (1) JPH10321566A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000301454A (en) * 1999-02-11 2000-10-31 Applied Materials Inc Chemical-mechanical polishing process and constituting element thereof
WO2001078125A1 (en) * 2000-04-12 2001-10-18 Shin-Etsu Handotai Co.,Ltd. Method for producing semiconductor wafer and semiconductor wafer
US7232529B1 (en) 1999-08-26 2007-06-19 Hitachi Chemical Company, Ltd. Polishing compound for chemimechanical polishing and polishing method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000301454A (en) * 1999-02-11 2000-10-31 Applied Materials Inc Chemical-mechanical polishing process and constituting element thereof
JP4575539B2 (en) * 1999-02-11 2010-11-04 アプライド マテリアルズ インコーポレイテッド Chemical mechanical polishing process and its components
US7232529B1 (en) 1999-08-26 2007-06-19 Hitachi Chemical Company, Ltd. Polishing compound for chemimechanical polishing and polishing method
WO2001078125A1 (en) * 2000-04-12 2001-10-18 Shin-Etsu Handotai Co.,Ltd. Method for producing semiconductor wafer and semiconductor wafer

Similar Documents

Publication Publication Date Title
JP3004891B2 (en) Rough polishing method for semiconductor wafers to reduce surface roughness
JP5455282B2 (en) Silicon-on-insulator transfer wafer edge removal
US5320706A (en) Removing slurry residue from semiconductor wafer planarization
KR100979737B1 (en) Method for polishing a substrate composed of semiconductor material
US7510974B2 (en) CMP process
JP3858462B2 (en) Manufacturing method of semiconductor device
JP2002222780A (en) Surface polishing method of silicon wafer
KR20000017512A (en) Method for reclaiming wafer substrate and polishing solution composition for reclaiming wafer substrate
WO2012002525A1 (en) Method for polishing silicon wafer
TWI672190B (en) Two-side grinding method for silicon wafer
KR20020017910A (en) Method for converting a reclaim wafer into a semiconductor wafer
JP2008307631A (en) Method of polishing glass substrate
JP3668647B2 (en) Semiconductor wafer substrate regeneration method and semiconductor wafer substrate regeneration polishing liquid
US6189546B1 (en) Polishing process for manufacturing dopant-striation-free polished silicon wafers
JPH10321566A (en) Method for polishing semiconductor device
JP4683233B2 (en) Manufacturing method of semiconductor wafer
JP3551226B2 (en) Rinse solution after polishing of semiconductor substrate and rinsing method using the same
JP3552908B2 (en) Wafer polishing method
JPH11330024A (en) Grinding reaction stopper at grinding end for semiconductor substrate and grinding stopping method using the same
JP2007123759A (en) Semiconductor polishing composition and polishing method
CN116210073A (en) Polishing composition, wafer processing method, and silicon wafer
TW202326840A (en) Methods for polishing semiconductor substrates
CN117484380A (en) Polishing method and polishing system for mask substrate
JP2001328062A (en) Grinding method for semiconductor wafer and its device
Amanapu et al. Chemical Mechanical Polishing for Extreme Ultraviolet Lithography Mask Substrates

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20040803