JPH10294771A5 - - Google Patents

Info

Publication number
JPH10294771A5
JPH10294771A5 JP1997338730A JP33873097A JPH10294771A5 JP H10294771 A5 JPH10294771 A5 JP H10294771A5 JP 1997338730 A JP1997338730 A JP 1997338730A JP 33873097 A JP33873097 A JP 33873097A JP H10294771 A5 JPH10294771 A5 JP H10294771A5
Authority
JP
Japan
Prior art keywords
driver
data bus
signal
mid
dynamically
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1997338730A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10294771A (ja
JP4046822B2 (ja
Filing date
Publication date
Priority claimed from US08/763,687 external-priority patent/US6239619B1/en
Application filed filed Critical
Publication of JPH10294771A publication Critical patent/JPH10294771A/ja
Publication of JPH10294771A5 publication Critical patent/JPH10294771A5/ja
Application granted granted Critical
Publication of JP4046822B2 publication Critical patent/JP4046822B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP33873097A 1996-12-11 1997-12-09 データ・バスの動的終端ロジックのための方法および装置 Expired - Fee Related JP4046822B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US763687 1996-12-11
US08/763,687 US6239619B1 (en) 1996-12-11 1996-12-11 Method and apparatus for dynamic termination logic of data buses

Publications (3)

Publication Number Publication Date
JPH10294771A JPH10294771A (ja) 1998-11-04
JPH10294771A5 true JPH10294771A5 (https=) 2005-07-14
JP4046822B2 JP4046822B2 (ja) 2008-02-13

Family

ID=25068532

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33873097A Expired - Fee Related JP4046822B2 (ja) 1996-12-11 1997-12-09 データ・バスの動的終端ロジックのための方法および装置

Country Status (4)

Country Link
US (1) US6239619B1 (https=)
EP (1) EP0848333B1 (https=)
JP (1) JP4046822B2 (https=)
DE (1) DE69736269D1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6219812B1 (en) * 1998-06-11 2001-04-17 Sun Microsystems, Inc. Apparatus and method for interfacing boundary-scan circuitry with DTL output drivers
US6191663B1 (en) 1998-12-22 2001-02-20 Intel Corporation Echo reduction on bit-serial, multi-drop bus
US6777975B1 (en) 1999-11-30 2004-08-17 Intel Corporation Input-output bus interface to bridge different process technologies
US6417688B1 (en) * 1999-12-31 2002-07-09 Intel Corporation Method and apparatus for implementing a highly robust, fast, and economical five load bus topology based on bit mirroring and a well terminated transmission environment
US6519664B1 (en) 2000-03-30 2003-02-11 Intel Corporation Parallel terminated bus system
US6512393B1 (en) * 2000-11-15 2003-01-28 California Micro Devices, Inc. Method and apparatus for non-linear termination of a transmission line
JP3808026B2 (ja) * 2002-10-23 2006-08-09 株式会社ルネサステクノロジ 半導体装置
KR100863536B1 (ko) * 2007-11-02 2008-10-15 주식회사 하이닉스반도체 온 다이 터미네이션 제어회로 및 그 제어방법
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
CN118890235B (zh) * 2024-08-28 2025-07-29 北京星河动力装备科技有限公司 通信组件、通信系统以及运载火箭

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960006286B1 (ko) * 1987-02-25 1996-05-13 가부시기가이샤 히다찌세이사꾸쇼 출력 회로
US4859877A (en) * 1988-01-04 1989-08-22 Gte Laboratories Incorporated Bidirectional digital signal transmission system
JP2880737B2 (ja) 1989-09-29 1999-04-12 株式会社東芝 平行バス終端装置
US5165046A (en) 1989-11-06 1992-11-17 Micron Technology, Inc. High speed CMOS driver circuit
JP2583684B2 (ja) * 1990-11-06 1997-02-19 三菱電機株式会社 プルダウン抵抗コントロール入力回路及び出力回路
US5311081A (en) 1992-04-01 1994-05-10 Digital Equipment Corporation Data bus using open drain drivers and differential receivers together with distributed termination impedances
US5347177A (en) * 1993-01-14 1994-09-13 Lipp Robert J System for interconnecting VLSI circuits with transmission line characteristics
US5463326A (en) * 1993-04-13 1995-10-31 Hewlett-Packard Company Output drivers in high frequency circuits
JP3189546B2 (ja) * 1993-12-28 2001-07-16 株式会社日立製作所 送受信回路
US5621677A (en) * 1994-04-29 1997-04-15 Cypress Semiconductor Corp. Method and apparatus for precharging match output in a cascaded content addressable memory system
US5530377A (en) * 1995-07-05 1996-06-25 International Business Machines Corporation Method and apparatus for active termination of a line driver/receiver
US5760601A (en) * 1996-08-26 1998-06-02 International Business Machines Corporation Transmission line driver circuit for matching transmission line characteristic impedance

Similar Documents

Publication Publication Date Title
EP1308848A3 (en) Computer bus configuration and input/output buffer
US5025412A (en) Universal bus interface
JPH10294771A5 (https=)
KR910010335A (ko) 인터페이스 회로
AU2364500A (en) Echo reduction on bit-serial, multi-drop bus
PL320020A1 (en) Computer system with a bus interface
DE69311658D1 (de) Kontaktloses Übertragungssystem
ATE193609T1 (de) Flexible schnittstelle
WO1993009601A1 (en) Bidirectional bus repeater
EP3336710B1 (en) I²c bridge device
JPH084258B2 (ja) トランシーバ用ターミネータ
EP2270808A3 (en) Digital signal transmission, computer program product, and recording medium
CN101427226A (zh) 具有有源上拉的串行通信总线
WO2001075618A3 (en) Asynchronous input/output interface protocol
ITTO920527A1 (it) Procedimento per la trasmissione comune di dati di comando e audio digitali su una connessione bus comune, sistema bus per l'esecuzione del procedimento e interfaccia da utilizzarsi per il procedimento.
WO2000002134A3 (en) Improved inter-device serial bus protocol
US7391788B2 (en) Method and system for a three conductor transceiver bus
CA1241084A (en) Bidirectional bus arrangement for a digital communication system
CA2447176A1 (en) Optical signal coupling
US6788102B2 (en) Transmitter with active differential termination
CA2302939A1 (en) Variable impedance data transmission device
AU3232700A (en) Method and circuit for receiving dual edge clocked data
EP0678800A3 (en) Data output control circuit with voltage boosting device.
AU2001296101A1 (en) Interface device with stored data on transmission lines characteristics
WO2001075616A8 (en) Parallel terminated bus system