JPH09292596A - Liquid crystal driving power source circuit - Google Patents
Liquid crystal driving power source circuitInfo
- Publication number
- JPH09292596A JPH09292596A JP10524296A JP10524296A JPH09292596A JP H09292596 A JPH09292596 A JP H09292596A JP 10524296 A JP10524296 A JP 10524296A JP 10524296 A JP10524296 A JP 10524296A JP H09292596 A JPH09292596 A JP H09292596A
- Authority
- JP
- Japan
- Prior art keywords
- liquid crystal
- circuit
- operational amplifier
- voltage
- power source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Liquid Crystal (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は液晶表示装置に係
り、特に時分割数(デューティ)が大きい中型又は大型
のドットマトリックスタイプの液晶表示素子に好適な液
晶駆動用電源回路に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a liquid crystal display device, and more particularly to a liquid crystal driving power supply circuit suitable for a medium- or large-sized dot matrix type liquid crystal display device having a large time division number (duty).
【0002】[0002]
【従来の技術】図6を参照すると、従来の液晶駆動回路
は、この液晶駆動回路における液晶電圧をプラス側電源
(例えば+10V)とマイナス側電源(例えば0V)と
の電圧差を内部抵抗により分圧し、さらにボルテージフ
ォロア型オペアンプによりインピーダンス変換したもの
を直接液晶駆動電圧とする。2. Description of the Related Art Referring to FIG. 6, a conventional liquid crystal drive circuit divides a liquid crystal voltage in the liquid crystal drive circuit by a voltage difference between a plus side power source (for example, + 10V) and a minus side power source (for example, 0V) by an internal resistance. The liquid crystal drive voltage is obtained by directly compressing the voltage and then performing impedance conversion using a voltage follower type operational amplifier.
【0003】このような従来の液晶駆動回路は、例えば
特開平5−273932号公報に開示されている。この
従来の回路構成では中型又は大型の液晶表示素子を駆動
する場合、各オペアンプの駆動能力を上げて用いる。Such a conventional liquid crystal drive circuit is disclosed in, for example, Japanese Patent Application Laid-Open No. 5-273932. With this conventional circuit configuration, when driving a medium-sized or large-sized liquid crystal display element, the driving capability of each operational amplifier is increased and used.
【0004】[0004]
【発明が解決しようとする課題】しかしながら従来の回
路構成では以下に示す問題点がある。However, the conventional circuit configuration has the following problems.
【0005】(1)液晶の表示素子数が大きくなるとそ
れだけ電源の駆動能力が必要になるため、各オペアンプ
の駆動能力を上げる必要があり、消費電流が大きくなっ
てしまう。(1) As the number of liquid crystal display elements increases, the driving capability of the power source is required accordingly, so that it is necessary to increase the driving capability of each operational amplifier, resulting in a large current consumption.
【0006】(2)液晶素子は一般にはコモン電極とセ
グメント電極間に電圧を印加することにより表示するこ
とを可能にするが、セグメント数つまり表示行数が多く
なれば、コモン電極は共通であるため、各コモンにかか
る負荷容量(液晶素子は容量負荷であるため)が大きく
なるが図6に示す様に例えばデューティ数がnの場合、
n番目のコモンに関しては液晶負荷からの充放電が1番
目から(n−1)番目までのコモンに比べ放電電荷が大
きく、その結果n番目コモンの駆動能力を考えると充電
放電の両方の能力を持ったオペアンプを使用する必要が
あり消費電力を極力小さくすることができないという問
題がある。(2) Generally, a liquid crystal element enables display by applying a voltage between a common electrode and a segment electrode, but the common electrode is common when the number of segments, that is, the number of display rows, increases. Therefore, the load capacitance applied to each common (because the liquid crystal element is a capacitive load) becomes large, but as shown in FIG.
Regarding the nth common, the discharge charge from the liquid crystal load is larger than that from the 1st to (n-1) th commons. As a result, considering the driving capability of the nth common, both charging and discharging abilities are There is a problem in that it is necessary to use an operational amplifier that has it, and power consumption cannot be reduced as much as possible.
【0007】[0007]
【課題を解決するための手段】本発明の液晶駆動用電源
回路は、第1の電源電位と第2の電源電位との間を分圧
する複数の抵抗を有する抵抗分圧回路と、この抵抗分圧
回路の出力電圧を入力に受け液晶表示素子を充電駆動す
る第1のオペアンプ回路と、前記抵抗分圧回路の出力電
圧を入力に受け前記液晶表示素子を放電駆動する第2の
オペアンプ回路と、前記第1のオペアンプ回路と前記第
2のオペアンプ回路を所定のタイミングで切り換える第
1のスイッチ回路と、この第1のスイッチ回路を制御す
るタイミング回路とを有する構成である。A liquid crystal driving power supply circuit of the present invention includes a resistance voltage dividing circuit having a plurality of resistors for dividing a voltage between a first power supply potential and a second power supply potential, and the resistance dividing circuit. A first operational amplifier circuit that receives the output voltage of the voltage circuit as an input and charges and drives the liquid crystal display element; and a second operational amplifier circuit that receives the output voltage of the resistance voltage divider circuit as an input and discharges and drives the liquid crystal display element; The configuration includes a first switch circuit that switches the first operational amplifier circuit and the second operational amplifier circuit at a predetermined timing, and a timing circuit that controls the first switch circuit.
【0008】また、前記抵抗分圧回路の出力電圧を受け
前記タイミング回路により前記抵抗分圧回路の供給レベ
ル電圧を切り換える第2のスイッチ回路を有する構成と
することもできる。It is also possible to have a second switch circuit that receives the output voltage of the resistance voltage dividing circuit and switches the supply level voltage of the resistance voltage dividing circuit by the timing circuit.
【0009】さらにまた、本発明の液晶駆動用電源回路
の前記第1のスイッチ回路と前記第2のスイッチ回路と
が前記タイミング回路により同期して動作する構成とす
ることもできる。Furthermore, the liquid crystal driving power supply circuit of the present invention may be arranged such that the first switch circuit and the second switch circuit operate in synchronization with each other by the timing circuit.
【0010】[0010]
【発明の実施の形態】本発明の第1の実施の形態を図を
参照して説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A first embodiment of the present invention will be described with reference to the drawings.
【0011】図1を参照すると本実施の形態の液晶駆動
用電源回路は、プラス側電源V0とマイナス側電源VE
Eの両電源間を電位分割する抵抗Rと、それぞれ分割し
た電圧をインピーダンス変換し、液晶素子駆動用電源
(V1,V2a,V2b,V3,V4,Va,V5b)
の7レベルを供給するオペアンプ(OAa,OAb)を
備える。さらに、電圧V2bおよびV5bについては液
晶負荷容量に対する充放電の向きを考慮した図2に示す
様な切換えタイミングにより(A,Bに示すコモンn番
目の波形エッジ)アンプOAa,OAbを切換えて電圧
V2b,V5bをそれぞれ出力するセレクタ回路SEL
およびセレクタ回路SELを制御するタイミング発生回
路TMを備える。各基準電圧(V1〜V6)とコモンと
の対応は、デューティ数nの液晶装置を例にすると、コ
モン1番目〜(n−1)番目は電圧V1,V2a,V5
a,V6の各レベルを選択し、コモンのn番目は電圧V
1,V2b,V5b,V6レベルを選択することにな
る。Referring to FIG. 1, the liquid crystal driving power supply circuit according to the present embodiment has a plus power supply V0 and a minus power supply VE.
A resistor R for dividing the potential between the two power supplies of E and a power source for driving the liquid crystal element (V1, V2a, V2b, V3, V4, Va, V5b) by impedance conversion of the divided voltages.
The operational amplifiers (OAa, OAb) for supplying 7 levels are provided. Further, regarding the voltages V2b and V5b, the amplifiers OAa and OAb are switched at the switching timing (common n-th waveform edge shown in A and B) in consideration of the charge / discharge direction with respect to the liquid crystal load capacitance as shown in FIG. , V5b respectively output selector circuit SEL
And a timing generation circuit TM for controlling the selector circuit SEL. Correspondence between each reference voltage (V1 to V6) and common is, for example, in the liquid crystal device having the duty number n, the first to (n-1) th commons are voltages V1, V2a and V5.
a, V6 levels are selected, and the nth common is the voltage V
1, V2b, V5b, V6 levels will be selected.
【0012】次に、回路上の抵抗Rの設定について説明
すると、まず抵抗Rは基本的に電源間V0〜VEEを単
に分圧するだけであり、電流値を小さくするために大き
な定数のものを選ぶ。また抵抗R′はオペアンプ(OA
a,又はOAb)のインピーダンスとほぼ等しい定数を
選び全体のバランスを均等にする。Next, the setting of the resistor R on the circuit will be described. First, the resistor R basically simply divides the voltage between the power sources V0 to VEE, and a resistor with a large constant is selected to reduce the current value. . The resistor R'is an operational amplifier (OA
a or a constant substantially equal to the impedance of OAb) is selected to make the overall balance uniform.
【0013】抵抗R″は各オペアンプでの低電流回路に
流す電流値を決める抵抗であり、全体の消費電流を小さ
くするために数百KΩ程度の大きなものを選択する。The resistor R "is a resistor that determines the value of the current flowing in the low current circuit in each operational amplifier, and a large resistor of several hundreds KΩ is selected in order to reduce the overall current consumption.
【0014】また図2に示すパルス幅ts及びthにつ
いてはセグメント、コモン出力の応答時間を考慮して、
数十μs程度で設定することによりタイミングのずれに
よる表示への影響がない様に十分時間をとる。Regarding the pulse widths ts and th shown in FIG. 2, considering the response times of the segment and common outputs,
By setting the time to about several tens of μs, it takes a sufficient time so that the display is not affected by the timing shift.
【0015】次に、本発明の第2の実施の形態を図4お
よび図5を参照して説明する。Next, a second embodiment of the present invention will be described with reference to FIGS.
【0016】図4を参照すると、この実施の形態は、第
1の電源電位V0をレベル電圧V1に調整する抵抗R′
と抵抗分圧回路の出力電圧のうち2個の出力電圧を切り
換えるセレクタ回路SEL2をさらに備える以外は第1
の実施の形態と同一構成であり、同一の構成要素には同
一参照符号を付して図示してある。With reference to FIG. 4, in this embodiment, a resistor R'for adjusting the first power supply potential V0 to the level voltage V1.
And a selector circuit SEL2 for switching between two output voltages of the resistance divider circuit
The configuration is the same as that of the first embodiment, and the same components are designated by the same reference numerals.
【0017】この実施の形態のタイミング回路TMは図
5に示すようにセレクタ回路SEL1を駆動する出力0
1とセレクタ回路SEL2を駆動する出力02を同期し
て出力しこの実施の形態の液晶表示駆動電圧(V1〜V
6)はそれぞれセレクタ回路SEL1,SEL2の切り
換えにより図5に示す波形を出力する。The timing circuit TM of this embodiment has an output 0 for driving the selector circuit SEL1 as shown in FIG.
1 and the output 02 for driving the selector circuit SEL2 are output in synchronization with each other to output the liquid crystal display drive voltage (V1 to V
6) outputs the waveforms shown in FIG. 5 by switching the selector circuits SEL1 and SEL2, respectively.
【0018】本発明の第2の実施の形態は、電圧V0を
調整する場合の回路構成であり、プラス側電源電位V0
を高圧系電源VDDとして、内部又は外部より供給する
場合、オペアンプ回路OAaを用いてインピーダンス変
換する必要がない。したがって出力レベルV1のオペア
ンプ回路OAaは不要となる。また出力レベルV2aを
入力するオペアンプOAaとレベルV4を入力するオペ
アンプのOAaとは同一時間内では同時に選択されない
ため共用することが可能であり、出力レベルV5を入力
するオペアンプOAbと出力レベルを入力するオペアン
プOAbもまた共用可能となる。従ってオペアンプ回路
を第1の実施の形態より3個削除して同一の効果を得る
ことが可能となり、さらに低消費電力化をはかることが
できる。The second embodiment of the present invention has a circuit configuration for adjusting the voltage V0, that is, the positive power supply potential V0.
Is supplied from the inside or the outside as the high-voltage power supply VDD, it is not necessary to perform impedance conversion using the operational amplifier circuit OAa. Therefore, the operational amplifier circuit OAa of the output level V1 becomes unnecessary. Further, the operational amplifier OAa for inputting the output level V2a and the operational amplifier OAa for inputting the level V4 are not selected at the same time and can be shared, and the operational amplifier OAb for inputting the output level V5 and the output level are input. The operational amplifier OAb can also be shared. Therefore, three operational amplifier circuits can be eliminated from the first embodiment to obtain the same effect, and further lower power consumption can be achieved.
【0019】[0019]
【発明の効果】以上説明した様に本発明によれば、液晶
材の容量が大きい表示装置や、大型パネルの液晶表示素
子においても、電源の駆動能力不足による波形の歪や画
質の悪化を防止することができかつ電源回路を有する液
晶駆動用の半導体素子の消費電力を小さくする効果があ
る。As described above, according to the present invention, even in a display device having a large capacity of liquid crystal material or a liquid crystal display element of a large panel, it is possible to prevent waveform distortion and deterioration of image quality due to insufficient driving capability of a power supply. And the effect of reducing the power consumption of the liquid crystal driving semiconductor element having the power supply circuit.
【図1】本発明の液晶駆動用電源回路の第1の実施の形
態の回路図である。FIG. 1 is a circuit diagram of a first embodiment of a liquid crystal driving power supply circuit of the present invention.
【図2】図1に示したタイミング回路の出力タイミング
波形である。FIG. 2 is an output timing waveform of the timing circuit shown in FIG.
【図3】図1に示したオペアンプ回路の回路図である。3 is a circuit diagram of the operational amplifier circuit shown in FIG.
【図4】本発明の第2の実施の形態の回路図である。FIG. 4 is a circuit diagram according to a second embodiment of the present invention.
【図5】図4に示したタイミング回路の出力波形であ
る。5 is an output waveform of the timing circuit shown in FIG.
【図6】従来の液晶駆動用電源回路の回路図である。FIG. 6 is a circuit diagram of a conventional liquid crystal driving power supply circuit.
【図7】図6の電圧V1〜V6と液晶駆動時のコモンお
よびセグメント波形を示すタイミングチャートである。FIG. 7 is a timing chart showing voltages V1 to V6 of FIG. 6 and common and segment waveforms when driving a liquid crystal.
V1〜V6 液晶駆動電圧 V0 プラス電源 VEE マイナス電源 OAa,b オペアンプ R ブリーダ抵抗 R′ 補助抵抗 R″ バイアス抵抗 TM タイミング発生回路 SEL セレクタ回路 VDD 高圧系電源 V1 to V6 Liquid crystal drive voltage V0 Positive power supply VEE Negative power supply OAa, b Operational amplifier R Bleeder resistance R'Auxiliary resistance R "Bias resistance TM Timing generation circuit SEL selector circuit VDD High-voltage power supply
Claims (3)
を分圧する複数の抵抗を有する抵抗分圧回路と、この抵
抗分圧回路の出力電圧を入力に受け液晶表示素子を充電
駆動する第1のオペアンプ回路と、前記抵抗分圧回路の
出力電圧を入力に受け前記液晶表示素子を放電駆動する
第2のオペアンプ回路と、前記第1のオペアンプ回路と
前記第2のオペアンプ回路を所定のタイミングで切り換
える第1のスイッチ回路と、この第1のスイッチ回路を
制御するタイミング回路とを有することを特徴とする液
晶駆動用電源回路。1. A resistance voltage dividing circuit having a plurality of resistors for dividing a voltage between a first power source potential and a second power source potential, and a liquid crystal display element charged with an output voltage of the resistance voltage dividing circuit as an input. A first operational amplifier circuit for driving, a second operational amplifier circuit for receiving the output voltage of the resistance voltage dividing circuit as an input and driving the liquid crystal display element for discharge, the first operational amplifier circuit and the second operational amplifier circuit. A liquid crystal driving power supply circuit comprising: a first switch circuit that switches at a predetermined timing; and a timing circuit that controls the first switch circuit.
タイミング回路により前記抵抗分圧回路の供給レベル電
圧を切り換える第2のスイッチ回路を有することを特徴
とする請求項1記載の液晶駆動用電源回路。2. The liquid crystal driving device according to claim 1, further comprising a second switch circuit that receives the output voltage of the resistance voltage dividing circuit and switches the supply level voltage of the resistance voltage dividing circuit by the timing circuit. Power supply circuit.
イッチ回路とが前記タイミング回路により同期して動作
する請求項2記載の液晶駆動用電源回路3. The liquid crystal drive power supply circuit according to claim 2, wherein the first switch circuit and the second switch circuit operate in synchronization with each other by the timing circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10524296A JP2865053B2 (en) | 1996-04-25 | 1996-04-25 | Power supply circuit for driving LCD |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10524296A JP2865053B2 (en) | 1996-04-25 | 1996-04-25 | Power supply circuit for driving LCD |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09292596A true JPH09292596A (en) | 1997-11-11 |
JP2865053B2 JP2865053B2 (en) | 1999-03-08 |
Family
ID=14402190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10524296A Expired - Fee Related JP2865053B2 (en) | 1996-04-25 | 1996-04-25 | Power supply circuit for driving LCD |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2865053B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7486288B2 (en) | 2003-12-08 | 2009-02-03 | Rohm Co., Ltd. | Display device driving apparatus and display device using the same |
-
1996
- 1996-04-25 JP JP10524296A patent/JP2865053B2/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7486288B2 (en) | 2003-12-08 | 2009-02-03 | Rohm Co., Ltd. | Display device driving apparatus and display device using the same |
Also Published As
Publication number | Publication date |
---|---|
JP2865053B2 (en) | 1999-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0479304B1 (en) | Power source apparatus for driving liquid crystal display | |
US4384287A (en) | Inverter circuits using insulated gate field effect transistors | |
EP0645751B1 (en) | Drive voltage generating device for liquid crystal display device | |
CA2183824A1 (en) | Electron Generating Device, Image Display Apparatus, Driving Circuit Therefor, and Driving Method | |
JP2005165102A5 (en) | ||
US11081034B2 (en) | Driving circuit for gamma voltage generator and gamma voltage generator using the same | |
US6005541A (en) | Liquid crystal display discharge circuit | |
JPH10319368A (en) | Driving device for display panel | |
JPH08263013A (en) | Driving circuit | |
US6844874B2 (en) | Device for controlling a matrix display cell | |
KR100787273B1 (en) | Gradation display reference voltage generating circuit and liquid crystal driving device | |
DE19801263A1 (en) | Low power gate drive circuit for thin film transistor liquid crystal display using an electrical charge recycling technique | |
US6154192A (en) | Liquid crystal display device and data line drive circuit of liquid crystal display device | |
JPH0883056A (en) | Plasma drive circuit | |
EP0600609B1 (en) | A driving circuit for a display apparatus | |
JPH0351887A (en) | Liquid crystal display device | |
US7864147B2 (en) | Method and apparatus for driving capacitive load, and LCD | |
US5734379A (en) | Liquid crystal display device | |
JP2865053B2 (en) | Power supply circuit for driving LCD | |
JP3642343B2 (en) | Display device drive circuit | |
EP0477014B1 (en) | Display unit having brightness control function | |
JPH09198012A (en) | Liquid crystal display device | |
EP0544427A2 (en) | Display module drive circuit having a digital source driver capable of generating multi-level drive voltages from a single external power source | |
EP0068126B1 (en) | Electrostatic recording system and a stylus driver therefor | |
JPH09260061A (en) | Method for driving el display element and driving circuit using the method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19981117 |
|
LAPS | Cancellation because of no payment of annual fees |