JPH0738103B2 - Gas discharge panel drive circuit - Google Patents

Gas discharge panel drive circuit

Info

Publication number
JPH0738103B2
JPH0738103B2 JP62023956A JP2395687A JPH0738103B2 JP H0738103 B2 JPH0738103 B2 JP H0738103B2 JP 62023956 A JP62023956 A JP 62023956A JP 2395687 A JP2395687 A JP 2395687A JP H0738103 B2 JPH0738103 B2 JP H0738103B2
Authority
JP
Japan
Prior art keywords
potential
terminal
electrode terminal
transistor
output electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62023956A
Other languages
Japanese (ja)
Other versions
JPS63192092A (en
Inventor
毅 谷岡
博 山本
忠継 広瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62023956A priority Critical patent/JPH0738103B2/en
Publication of JPS63192092A publication Critical patent/JPS63192092A/en
Publication of JPH0738103B2 publication Critical patent/JPH0738103B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【発明の詳細な説明】 [概要] プラズマ表示板に使用されるようなガス放電パネルを駆
動するとき、出力電極端子の電位を接地電位としたと
き、接地端子へ流れる電流路中に電流制限素子を挿入
し、近傍の論理回路が誤動作することを防止するガス放
電パネルの駆動回路である。
DETAILED DESCRIPTION OF THE INVENTION [Outline] When driving a gas discharge panel such as used in a plasma display panel, when the potential of an output electrode terminal is set to the ground potential, a current limiting element is present in a current path flowing to the ground terminal. Is a drive circuit of the gas discharge panel that prevents the malfunction of the logic circuit in the vicinity by inserting the.

[産業上の利用分野] 本発明はプラズマ表示板に使用されるようなガス放電パ
ネルを駆動する回路に関する。
FIELD OF THE INVENTION The present invention relates to a circuit for driving a gas discharge panel such as used in a plasma display panel.

従来のこの種回路では放電パネルの各駆動電極に対する
放電とその消失とを相次いで制御するため、駆動素子の
接地接続個所から駆動素子制御用の論理回路に流れる大
電流のため、論理回路が誤動作することがあり、改善策
の検討がなされている。
In the conventional circuit of this kind, since the discharge to each drive electrode of the discharge panel and its disappearance are controlled one after another, the logic circuit malfunctions due to a large current flowing from the ground connection point of the drive element to the logic circuit for controlling the drive element. However, improvement measures are being considered.

[従来の技術] ガス放電パネルは放電ガスをガラス基板間に封入したも
ので、ガラス基板の各内側に直交して設けた電極に選択
的に高電圧を印加して、所定の場所で放電を起こさせ
る。このとき放電を起こさせる電圧波形と、放電を維持
させる電圧波形とを、半導体素子を使用する駆動回路を
介して印加駆動していた。第5図はその駆動回路を示
す。第5図において、1,2はトランジスタ、3はトラン
ジスタ2の出力電極端子(トランジスタ1の共通電極端
子)、4は接地端子、5はトランジスタ2の制御電極端
子、61,62はダイオード、7は抵抗素子、8は動作電圧
印加端子、9は浮遊容量でトランジスタ2のコレクタ・
エミッタ間に生じるものを示す。
[Prior Art] A gas discharge panel is one in which a discharge gas is sealed between glass substrates, and a high voltage is selectively applied to electrodes orthogonal to each inside of the glass substrates to discharge at a predetermined place. Wake up. At this time, a voltage waveform that causes discharge and a voltage waveform that sustains discharge are applied and driven through a drive circuit that uses a semiconductor element. FIG. 5 shows the driving circuit. In FIG. 5, 1 and 2 are transistors, 3 is an output electrode terminal of the transistor 2 (common electrode terminal of the transistor 1), 4 is a ground terminal, 5 is a control electrode terminal of the transistor 2, 61 and 62 are diodes, and 7 is A resistor element, 8 is an operating voltage application terminal, 9 is a stray capacitance, and
What happens between the emitters is shown.

また第6図は第5図中の出力電極端子3の電圧波形を示
す。
Further, FIG. 6 shows a voltage waveform of the output electrode terminal 3 in FIG.

第6図において、制御電極端子5に印加する電位を“L"
とすれば、トランジスタ2がオフとなり、動作電圧印加
端子8の電圧Vppを140Vのように高い電圧とする。その
とき抵抗7を通って電流がトランジスタ1のベース・エ
ミッタ間を流れ、トランジスタ1をオンとする。出力電
極端子3の電位はVppと等しくなる。若し、Vppが出力電
極端子3の電位より低い値となれば、出力電極端子3か
らの電流がダイオード61を通り、トランジスタ1のベー
ス・コレクタ間を流れるので、出力電極端子3の電位が
再びVppと同じになる。そのためトランジスタ2をオ
フ、トランジスタ1をオンとしてVppに放電パネルの駆
動電圧を印加すると、出力電極端子3の電位と同じ変化
をした波形が得られる(第5図の時間T1の間)。即ち放
電のため電極を選択するときは、制御電極端子5の電位
を“H"として第5図の時刻t2においてトランジスタ2を
オンにする。動作電圧印加端子8の電圧Vppが正で大き
いとき、トランジスタ2がオンとなったため、そのコレ
クタ電極の電位が接地電位まで落ちる。このとき端子8
からVppによる抵抗素子7を介しての電流が流れるが、
抵抗素子7の値を十分大きくとれば僅かで済む。このと
き出力電極端子3の原電位Vppに対応する電流がトラン
ジスタ2を経て接地端子4に流れる。
In FIG. 6, the potential applied to the control electrode terminal 5 is "L".
Then, the transistor 2 is turned off, and the voltage Vpp of the operating voltage applying terminal 8 is set to a high voltage such as 140V. At that time, a current flows between the base and the emitter of the transistor 1 through the resistor 7 and turns on the transistor 1. The potential of the output electrode terminal 3 becomes equal to Vpp. If Vpp is lower than the potential of the output electrode terminal 3, the current from the output electrode terminal 3 passes through the diode 61 and flows between the base and collector of the transistor 1, so that the potential of the output electrode terminal 3 is restored again. Same as Vpp. Therefore, when the transistor 2 is turned off and the transistor 1 is turned on and a drive voltage of the discharge panel is applied to Vpp, a waveform having the same change as the potential of the output electrode terminal 3 is obtained (during time T1 in FIG. 5). That when selecting the electrode for discharge, to turn on the transistor 2 at time t 2 of FIG. 5 as "H" potential of the control electrode terminal 5. When the voltage Vpp at the operating voltage application terminal 8 is positive and large, the transistor 2 is turned on, so that the potential of the collector electrode thereof drops to the ground potential. At this time, terminal 8
Current flows from Vpp through resistance element 7,
If the value of the resistance element 7 is set to be sufficiently large, it will be small. At this time, a current corresponding to the original potential Vpp of the output electrode terminal 3 flows through the transistor 2 to the ground terminal 4.

一方、トランジスタ1,2のような駆動素子を多数制御す
るための論理回路を含む制御用集積回路があって、その
接地端子も前記接地端子4と共通に接続されている。
On the other hand, there is a control integrated circuit including a logic circuit for controlling a large number of driving elements such as the transistors 1 and 2, and the ground terminal thereof is also commonly connected to the ground terminal 4.

[発明が解決しようとする問題点] 第4図に示す回路において、接地端子4の導線に流れた
電流は、駆動素子の動作制御電流または論理回路の動作
電流などと比較して、極めて大きいため、前記トランジ
スタのオフ動作時に流れる大電流により雑音が生じるな
どの理由で、駆動素子制御用論理回路が誤動作すること
があった。
[Problems to be Solved by the Invention] In the circuit shown in FIG. 4, the current flowing through the conductor of the ground terminal 4 is extremely large as compared with the operation control current of the drive element or the operation current of the logic circuit. In some cases, the drive element control logic circuit malfunctions because noise is generated due to a large current flowing when the transistor is off.

本発明の目的は前述の欠点を改善し、ガス放電パネルの
駆動時に、その駆動素子制御用論理回路の誤動作をさせ
ないようにした駆動回路を提供することにある。
SUMMARY OF THE INVENTION It is an object of the present invention to provide a drive circuit which solves the above-mentioned drawbacks and prevents malfunction of the drive element control logic circuit when the gas discharge panel is driven.

[問題点を解決するための手段] 第1図は本発明の原理構成を示す図である。第1図にお
いて、10はガス放電パネルを駆動する駆動回路を全体的
に示し、1,2はトランジスタ、3はトランジスタ2の出
力電極端子(例えばトランジスタ1の共通電極端子と同
じ)、4は接地端子、5はトランジスタ2の制御電極端
子、8は動作電圧印加端子、11はトランジスタ2の駆動
電流回路に挿入された電流制限素子を示す。
[Means for Solving Problems] FIG. 1 is a diagram showing a principle configuration of the present invention. In FIG. 1, 10 is an overall drive circuit for driving a gas discharge panel, 1 and 2 are transistors, 3 is an output electrode terminal of the transistor 2 (for example, the same as the common electrode terminal of the transistor 1), and 4 is a ground. Terminals, 5 are control electrode terminals of the transistor 2, 8 is an operating voltage applying terminal, and 11 is a current limiting element inserted in the drive current circuit of the transistor 2.

高電圧の印加される駆動素子2の出力電極端子3とガス
放電パネルを接続し、制御信号印加端子5の信号で出力
電極端子3の電位を接地4電位とするガス放電パネルの
駆動回路において、本発明の必須構成要件は、前記出力
電極端子3の電位を接地電位としたとき接地端子4へ流
れる電流路中に電流制限素子11を挿入したことである。
In the drive circuit of the gas discharge panel, which connects the output electrode terminal 3 of the drive element 2 to which a high voltage is applied and the gas discharge panel, and sets the potential of the output electrode terminal 3 to the ground potential 4 by the signal of the control signal application terminal 5, The essential constituent feature of the present invention is that the current limiting element 11 is inserted in the current path flowing to the ground terminal 4 when the potential of the output electrode terminal 3 is set to the ground potential.

[作用] ガス放電パネルに対し放電を起こさせるため駆動すると
き、制御信号印加端子5の信号を“L"にしてトランジス
タ2はオフとする。トランジスタ1はそのときオンとさ
れるので、出力電極端子3の電位は急激に立上り、動作
電圧端子8の電位Vppとなる。このとき放電開始とな
る。第2図はトランジスタ2の出力電極端子3の電位変
化を示す図である。第2図において、時刻t4において出
力電極端子3の電位がVppとなる。次に時刻t5におい
て、制御信号印加端子5に“H"信号を与え、トランジス
タ2をオンとする。出力電極端子3の電位は低下して接
地端子4の電位に近づく。このときトランジスタ2を通
してVppに対応する大きさの電流が、瞬時に接地端子4
へ流れようとするが、電流制限素子11によりなまった波
形となる。そのため出力電極端子3の電位は時刻t6にな
って漸く零となる。
[Operation] When the gas discharge panel is driven to generate discharge, the signal at the control signal application terminal 5 is set to "L" to turn off the transistor 2. Since the transistor 1 is turned on at that time, the potential of the output electrode terminal 3 rapidly rises to the potential Vpp of the operating voltage terminal 8. At this time, discharge starts. FIG. 2 is a diagram showing a potential change of the output electrode terminal 3 of the transistor 2. In FIG. 2, the potential of the output electrode terminal 3 becomes Vpp at time t 4 . Next, at time t 5 , a “H” signal is applied to the control signal application terminal 5 to turn on the transistor 2. The potential of the output electrode terminal 3 decreases and approaches the potential of the ground terminal 4. At this time, a current having a magnitude corresponding to Vpp is instantaneously transmitted through the transistor 2 to the ground terminal 4
However, the waveform is distorted by the current limiting element 11. Therefore, the potential of the output electrode terminal 3 gradually becomes zero at time t 6 .

出力電極端子3の電位は立上り時は放電開始のため鋭い
立上り波形を要するが、立下り時は放電と直接関係のな
いため、波形がなまっても良い。電流変化が緩やかにな
るため、接地接続を共通にした論理回路があっても誤動
作させることは起こらない。
The potential of the output electrode terminal 3 needs a sharp rising waveform at the time of rising to start discharge, but may have a dull waveform because it has no direct relation to discharging at the time of falling. Since the current change is gentle, even if there is a logic circuit with a common ground connection, malfunction does not occur.

[実施例] 第3図は本発明の実施例として具体的な回路図を示し、
トランジスタの電流型としてNPN型2と、PNP型20とで構
成し、また電流制限素子11として抵抗素子を使用した例
である。動作電圧は+Vppと−Vppを使用する。駆動トラ
ンジスタ2と20は制御信号印加端子からの“H"信号の印
加位相を180度ずらせる。そのためガス放電パネル30に
対するトランジスタの出力電極端子の電位は第4図に示
すようになる。このときの時刻に対する符号は第2図と
同様である。
[Embodiment] FIG. 3 shows a concrete circuit diagram as an embodiment of the present invention.
In this example, the current type of the transistor is composed of an NPN type 2 and a PNP type 20, and a resistance element is used as the current limiting element 11. The operating voltage uses + Vpp and −Vpp. The drive transistors 2 and 20 shift the application phase of the "H" signal from the control signal application terminal by 180 degrees. Therefore, the potential of the output electrode terminal of the transistor with respect to the gas discharge panel 30 is as shown in FIG. The code for the time at this time is the same as that in FIG.

[発明の効果] このようにして本発明によると、出力電極端子の電位を
接地電位としたとき接地端子へ流れる電流路中に電流制
限素子を挿入し、駆動波形の立下り電流波形をなまらせ
たから、駆動素子を制御するための論理回路に対し雑音
を発することが無く、誤動作を起こさない。
As described above, according to the present invention, when the potential of the output electrode terminal is set to the ground potential, the current limiting element is inserted in the current path flowing to the ground terminal, and the falling current waveform of the drive waveform is blunted. Therefore, no noise is generated in the logic circuit for controlling the drive element, and no malfunction occurs.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の原理構成を示す図、 第2図は第1図の動作説明用波形図、 第3図は本発明の実施例を示す図、 第4図は第3図の動作波形図、 第5図は従来の駆動回路を示す図、 第6図は第5図の動作波形図である。 1,2…トランジスタ 3…出力電極端子 4…接地端子 5…制御信号印加端子 11…電流制限素子 FIG. 1 is a diagram showing the principle configuration of the present invention, FIG. 2 is a waveform diagram for explaining the operation of FIG. 1, FIG. 3 is a diagram showing an embodiment of the present invention, and FIG. 4 is an operation waveform of FIG. FIG. 5 is a diagram showing a conventional drive circuit, and FIG. 6 is an operation waveform diagram of FIG. 1, 2 ... Transistor 3 ... Output electrode terminal 4 ... Ground terminal 5 ... Control signal application terminal 11 ... Current limiting element

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】高電圧の印加される駆動回路(10)の出力
電極端子(3)とガス放電パネルを接続し、制御信号印
加端子(5)の信号で出力電極端子(3)の電位を接地
電位とするガス放電パネルの駆動回路において、 出力電極端子(3)の電位を接地電位としたとき、接地
端子(4)へ流れる電流路中に電流制限素子(11)を挿
入したこと を特徴とするガス放電パネルの駆動回路。
1. The output electrode terminal (3) of a drive circuit (10) to which a high voltage is applied is connected to a gas discharge panel, and the potential of the output electrode terminal (3) is changed by a signal from a control signal application terminal (5). In the drive circuit of the gas discharge panel which is set to the ground potential, when the potential of the output electrode terminal (3) is set to the ground potential, the current limiting element (11) is inserted in the current path flowing to the ground terminal (4). The drive circuit for the gas discharge panel.
JP62023956A 1987-02-04 1987-02-04 Gas discharge panel drive circuit Expired - Lifetime JPH0738103B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62023956A JPH0738103B2 (en) 1987-02-04 1987-02-04 Gas discharge panel drive circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62023956A JPH0738103B2 (en) 1987-02-04 1987-02-04 Gas discharge panel drive circuit

Publications (2)

Publication Number Publication Date
JPS63192092A JPS63192092A (en) 1988-08-09
JPH0738103B2 true JPH0738103B2 (en) 1995-04-26

Family

ID=12124998

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62023956A Expired - Lifetime JPH0738103B2 (en) 1987-02-04 1987-02-04 Gas discharge panel drive circuit

Country Status (1)

Country Link
JP (1) JPH0738103B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000030065A1 (en) 1998-11-13 2000-05-25 Matsushita Electric Industrial Co., Ltd. A high resolution and high luminance plasma display panel and drive method for the same
KR100581965B1 (en) * 2005-02-28 2006-05-22 삼성에스디아이 주식회사 Apparatus of driving plasma display panel

Also Published As

Publication number Publication date
JPS63192092A (en) 1988-08-09

Similar Documents

Publication Publication Date Title
JPH0738103B2 (en) Gas discharge panel drive circuit
JPS611117A (en) Constant current pulse drive circuit
JPH03227119A (en) Ecl logic circuit
JP2815434B2 (en) Output circuit device
US3522471A (en) Transistor driver circuits for cathode glow display tubes
JPH0219651B2 (en)
JP2760047B2 (en) Emitter-coupled logic circuit
JPS58103230A (en) Switching circuit
JPS6116590Y2 (en)
JPS5851621A (en) Electronic circuit
JP3440482B2 (en) Switching circuit
JPS5915327A (en) Pulse amplifying circuit
JP2796866B2 (en) Charge pump circuit
JP2847785B2 (en) Switching device
JP2779581B2 (en) Reset signal generation circuit for microprocessor
JPH057778Y2 (en)
JP3593737B2 (en) Semiconductor integrated circuit
JPH0685636A (en) Output circuit
JPS6115634B2 (en)
JPH0576166A (en) Dc/dc converter
JPS6392996A (en) Gas discharge panel driving circuit
JPH0795020A (en) Pull-up circuit
JPH04104288A (en) Driving method for dc plasma display
JPH0444444B2 (en)
JPH04243320A (en) High voltage system load drive circuit