JPH06244645A - Amplifier circuit - Google Patents
Amplifier circuitInfo
- Publication number
- JPH06244645A JPH06244645A JP50A JP5139693A JPH06244645A JP H06244645 A JPH06244645 A JP H06244645A JP 50 A JP50 A JP 50A JP 5139693 A JP5139693 A JP 5139693A JP H06244645 A JPH06244645 A JP H06244645A
- Authority
- JP
- Japan
- Prior art keywords
- amplifier
- output
- detection
- voltage
- envelope
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【０００１】[0001]
【産業上の利用分野】本発明は増幅回路に関し、特に移
動通信端末等に用いられる高周波帯高出力増幅回路に関
する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an amplifier circuit, and more particularly to a high frequency band high output amplifier circuit used in mobile communication terminals and the like.
【０００２】[0002]
【従来の技術】従来、この種の増幅回路においては、出
力電力を外部から制御できるように構成されていた。そ
して、制御信号、音声信号等、送信すべき信号の種類に
応じて出力電力を変化制御せしめていた。2. Description of the Related Art Conventionally, an amplifier circuit of this type has been constructed so that output power can be controlled from the outside. Then, the output power is changed and controlled according to the type of signal to be transmitted such as a control signal and a voice signal.
【０００３】その従来の増幅回路について図面を参照し
て説明する。図３は従来の増幅回路の構成を示すブロッ
ク図である。図において、従来の増幅回路は、高周波入
力接栓７に入力された信号を増幅して高周波出力接栓８
に送出する高周波帯高出力増幅器１と、この増幅器１の
出力を包絡線検波する出力検波部３と、この検波電圧を
増幅するオペアンプ９とを含んで構成されている。The conventional amplifier circuit will be described with reference to the drawings. FIG. 3 is a block diagram showing the configuration of a conventional amplifier circuit. In the figure, a conventional amplifier circuit amplifies a signal input to a high frequency input connector 7 and outputs a high frequency output connector 8.
And a high-frequency band high-power amplifier 1 to be sent to, an output detector 3 for envelope-detecting the output of the amplifier 1, and an operational amplifier 9 for amplifying the detected voltage.
【０００４】また、従来の増幅回路は、オペアンプ９の
出力と出力電力変化制御電圧２００とを加算する加算器
１０と、この加算出力により増幅器１への入力信号を減
衰せしめるＰＩＮダイオード減衰器１１とを含んで構成
されている。Further, the conventional amplifier circuit includes an adder 10 for adding the output of the operational amplifier 9 and the output power change control voltage 200, and a PIN diode attenuator 11 for attenuating the input signal to the amplifier 1 by the added output. It is configured to include.
【０００５】かかる構成とされた従来の増幅回路におい
ては、増幅器１の出力を検波部３で検波し、その検波電
圧をオペアンプ９で増幅する。そして、このオペアンプ
９の出力をＰＩＮダイオード減衰器１１へ印加すること
により、増幅器１の出力電圧を一定に保つ負帰還をかけ
ている。つまり、周知のＡＬＣ（ＡｕｔｏｍａｔｉｃＬ
ｅｖｅｌ Ｃｏｎｔｒｏｌ）回路が構成されることにな
る。In the conventional amplifying circuit having such a configuration, the output of the amplifier 1 is detected by the detecting section 3 and the detected voltage is amplified by the operational amplifier 9. Then, by applying the output of the operational amplifier 9 to the PIN diode attenuator 11, negative feedback for keeping the output voltage of the amplifier 1 constant is applied. That is, the well-known ALC (Automatic L)
and an (ever control) circuit will be configured.
【０００６】そして、この負帰還ループ中のオペアンプ
９とＰＩＮダイオード減衰器１１との間に加算器１０が
挿入されており、この加算器１０に出力電圧変化制御電
圧２００を加えている。これにより、その制御電圧に対
応してＰＩＮダイオード減衰器１１の減衰量が制御さ
れ、増幅器１の出力電力が変化していた。An adder 10 is inserted between the operational amplifier 9 and the PIN diode attenuator 11 in the negative feedback loop, and the output voltage change control voltage 200 is applied to the adder 10. As a result, the attenuation amount of the PIN diode attenuator 11 is controlled according to the control voltage, and the output power of the amplifier 1 changes.
【０００７】すなわち、この従来の増幅回路では、ＡＬ
Ｃ回路中に加算器を挿入することにより、増幅器の出力
電力の安定化並びに出力電力の変化制御を行っていたの
である。That is, in this conventional amplifier circuit, the AL
By inserting an adder in the C circuit, the output power of the amplifier is stabilized and the output power change is controlled.
【０００８】[0008]
【発明が解決しようとする課題】しかし、上述した従来
の増幅回路では、増幅器１への印加電圧は、固定されて
おり、単に安定化された電圧が供給される回路構成であ
った。よって、この従来の増幅回路では、増幅器１への
印加電圧は、最大設定出力電力を取出し得るバイアス条
件（動作条件）にて変化させていなかったため、低出力
電力を設定した場合においても増幅器１の消費電力が下
がらないという欠点があった。このことについて、図４
を参照して説明する。However, in the above-described conventional amplifier circuit, the voltage applied to the amplifier 1 is fixed, and the circuit configuration is such that a stabilized voltage is simply supplied. Therefore, in this conventional amplifier circuit, the voltage applied to the amplifier 1 was not changed under the bias condition (operating condition) at which the maximum set output power could be taken out. There was a drawback that power consumption did not decrease. About this,
Will be described with reference to.
【０００９】図４は図３に示されている増幅回路の動作
を示す特性図である。図には、増幅器１への印加電圧Ｖ
及び印加電流Ｉ並びに増幅器１の出力電力Ｐが示されて
いる。図に示されているように、従来の増幅回路では増
幅器への印加電圧Ｖは常に一定の値である。すなわち矢
印のようにＰＩＮダイオード減衰器１１によって入力
電力を減衰させても印加電流Ｉが矢印のように変化す
るだけで印加電圧Ｖは矢印のように一定である。な
お、図中の□は印加電流，○は印加電圧，×は出力電力
である。FIG. 4 is a characteristic diagram showing the operation of the amplifier circuit shown in FIG. In the figure, the applied voltage V to the amplifier 1 is
And the applied current I and the output power P of the amplifier 1 are shown. As shown in the figure, in the conventional amplifier circuit, the voltage V applied to the amplifier is always a constant value. That is, even if the input power is attenuated by the PIN diode attenuator 11 as indicated by the arrow, the applied voltage I is changed as indicated by the arrow and the applied voltage V is constant as indicated by the arrow. In the figure, □ is the applied current, ◯ is the applied voltage, and × is the output power.
【００１０】印加電流Ｉが矢印のように変化する結
果、出力電力Ｐが矢印のように変化するが、印加電圧
Ｖは矢印のように一定の値のままである。よって、出
力電力変化制御電圧２００によりＰＩＮダイオード減衰
器１１を制御して低出力電力となるように設定しても消
費電力はあまり下がらず、設定した出力電力に見合った
値の消費電力を得ることはできないという欠点があっ
た。As a result of the applied current I changing as shown by the arrow, the output power P changes as shown by the arrow, but the applied voltage V remains at a constant value as shown by the arrow. Therefore, even if the PIN diode attenuator 11 is controlled by the output power change control voltage 200 to set it to a low output power, the power consumption does not decrease so much and the power consumption corresponding to the set output power is obtained. There was a drawback that it could not.
【００１１】本発明はかかる従来の欠点を解決するため
になされたものであり、その目的は低出力電力を設定し
たときには消費電力を低くすることのできる増幅回路を
提供することである。The present invention has been made to solve the above-mentioned conventional drawbacks, and an object thereof is to provide an amplifier circuit which can reduce power consumption when a low output power is set.
【００１２】[0012]
【課題を解決するための手段】本発明による増幅回路
は、電力増幅動作を行う電力増幅器と、この増幅器への
入力信号のレベルを検出する第１の検出手段と、前記増
幅器からの出力信号のレベルを、外部指令に応じた検出
感度で検出する第２の検出手段と、前記第２の検出手段
の検出結果と前記第１の検出手段の検出結果との差に応
じて前記増幅器の増幅動作点を変化せしめる変化制御手
段とを有することを特徴とする。An amplifier circuit according to the present invention comprises a power amplifier for performing power amplification operation, first detecting means for detecting a level of an input signal to the amplifier, and an output signal from the amplifier. A second detection means for detecting the level with a detection sensitivity according to an external command, and an amplification operation of the amplifier according to the difference between the detection result of the second detection means and the detection result of the first detection means. And a change control means for changing the point.
【００１３】[0013]
【実施例】次に、本発明について図面を参照して説明す
る。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings.
【００１４】図１は本発明による増幅回路の一実施例の
構成を示すブロック図であり、図３と同等部分は同一符
号により示されている。図において、本発明の一実施例
による増幅回路は、増幅器１への印加電圧（ＶCC）を制
御してその増幅動作点を変化せしめる構成であり、増幅
器１の入力側、出力側に、信号の包絡線検波を行う入力
検波波部２，出力検波部３を夫々設け、これ等検波部に
よる検波結果の差を差分検出器５で検出してその検出結
果に応じて誤差増幅器６により増幅器１への印加バイア
ス電圧を変化せしめているのである。FIG. 1 is a block diagram showing the configuration of an embodiment of an amplifier circuit according to the present invention, and the same portions as those in FIG. 3 are designated by the same reference numerals. In the figure, an amplifier circuit according to an embodiment of the present invention has a configuration in which the applied voltage (Vcc) to the amplifier 1 is controlled to change its amplification operating point. An input detection unit 2 and an output detection unit 3 for performing envelope detection are provided respectively, and a difference detector 5 detects the difference between the detection results by these detection units, and the error amplifier 6 outputs the difference to the amplifier 1 according to the detection result. That is, the applied bias voltage of is changed.
【００１５】ここで、出力検波部３内には、減衰器４が
設けられており、この減衰器４への出力電力変化制御信
号１００によって出力検波部３の包絡線検波の感度が制
御される。つまり、入力検波部２及び出力検波部３は、
いずれも包絡線検波により信号のレベルを検出するので
あるが、出力検波部３においては、減衰器４で減衰させ
た後に包絡線検波を行っているので、出力電力変化制御
信号１００によって検波感度が制御されることになる。
なお、包絡線検波後に減衰させても良い。The output detector 3 is provided with an attenuator 4, and the output power change control signal 100 to the attenuator 4 controls the sensitivity of the envelope detector of the output detector 3. . That is, the input detection unit 2 and the output detection unit 3 are
In both cases, the signal level is detected by envelope detection. However, since the output detection unit 3 performs envelope detection after it has been attenuated by the attenuator 4, the output power change control signal 100 determines the detection sensitivity. Will be controlled.
Note that it may be attenuated after envelope detection.
【００１６】かかる構成において、増幅器１への入力電
力は入力検波部２によって包絡線検波されて電圧に変換
される。また、増幅器１からの出力電力は出力検波部３
において減衰器４で減衰された後、包絡線検波されて電
圧に変換される。これら両電圧は差分検出器５に入力さ
れて、これらの差電圧が検出される。In such a configuration, the input power to the amplifier 1 is envelope-detected by the input detection section 2 and converted into a voltage. Further, the output power from the amplifier 1 is the output detection unit 3
After being attenuated by the attenuator 4, the envelope is detected and converted into a voltage. Both of these voltages are input to the difference detector 5 and the difference voltage between them is detected.
【００１７】この差分検出器５で検出された差電圧に基
づいて誤差増幅器６が作動し、その差電圧を補正するよ
うに誤差増幅器６の出力電圧が変化する。誤差増幅器６
の出力電圧は印加電圧として増幅器１に供給される。こ
の結果、負帰還がかかり、入力側の検波電圧と出力側の
検波電圧とが一致するように、増幅器１への印加電圧が
制御されることになる。The error amplifier 6 operates based on the difference voltage detected by the difference detector 5, and the output voltage of the error amplifier 6 changes so as to correct the difference voltage. Error amplifier 6
Is output to the amplifier 1 as an applied voltage. As a result, negative feedback is applied, and the applied voltage to the amplifier 1 is controlled so that the detected voltage on the input side and the detected voltage on the output side match.
【００１８】このとき、減衰器４の減衰量の絶対値を増
幅器１に設定したい利得に等しく設定することにより、
増幅器１における利得は減衰量の絶対値と等しく設定さ
れる。さらに、上述した入出力検波電圧間の誤差の補正
を行うべく、増幅器１の印加電圧ＶCCへ負帰還を施すこ
とによって、増幅器の利得の安定化が図られる。At this time, by setting the absolute value of the attenuation amount of the attenuator 4 to be equal to the gain desired to be set in the amplifier 1,
The gain in the amplifier 1 is set equal to the absolute value of the attenuation amount. Further, in order to correct the above-mentioned error between the input and output detection voltages, negative feedback is applied to the applied voltage Vcc of the amplifier 1 to stabilize the gain of the amplifier.
【００１９】かかる構成とされた本実施例の増幅回路の
動作について図２を参照して説明する。図２は図１の増
幅回路の動作を示す特性図である。図には増幅器１への
印加電圧Ｖ１及び印加電流Ｉ１並びに増幅器１の出力電
力Ｐ１が示されている。図に示されているように、印加
電圧Ｖ１については、従来の特性図（図４）と異なり、
入力電力に応じてその値が変化する特性となる。The operation of the amplifier circuit of this embodiment having such a configuration will be described with reference to FIG. FIG. 2 is a characteristic diagram showing the operation of the amplifier circuit of FIG. In the figure, the applied voltage V1 and applied current I1 to the amplifier 1 and the output power P1 of the amplifier 1 are shown. As shown in the figure, the applied voltage V1 is different from the conventional characteristic diagram (FIG. 4).
The characteristic is that the value changes according to the input power.
【００２０】ここで、入力電力を一定とした場合におい
て出力検波部３内の減衰器４の減衰量を制御すると増幅
器１の利得が矢印のように変化し、出力電力Ｐ１の特
性が矢印のように相対的にズレてＰ２となる。これに
より、増幅器１への印加電圧が矢印のように変化し、
印加電圧Ｖ１の特性が相対的にズレてＶ２となる。Here, when the input power is kept constant and the attenuation amount of the attenuator 4 in the output detector 3 is controlled, the gain of the amplifier 1 changes as shown by the arrow, and the characteristic of the output power P1 becomes as shown by the arrow. It is relatively shifted to P2. As a result, the applied voltage to the amplifier 1 changes as shown by the arrow,
The characteristic of the applied voltage V1 is relatively deviated to V2.
【００２１】また、印加電圧がＶ１からＶ２に変化した
ことに伴い、増幅器への印加電流も矢印のようにＩ１
からＩ２に変化する。これは、増幅器１内の増幅用能動
素子であるトランジスタへの印加電圧が変化することに
よってトランジスタの動作点、すなわち増幅動作点が変
化し、トランジスタへの印加電流が変化するからであ
る。よって、本実施例の構成によれば、減衰器４におけ
る減衰量を変えると増幅器１への印加電圧及び印加電流
も変化することになる。Further, as the applied voltage is changed from V1 to V2, the applied current to the amplifier is I1 as shown by the arrow.
Changes from I2 to I2. This is because the operating point of the transistor, that is, the amplifying operating point is changed by changing the voltage applied to the transistor which is the active element for amplification in the amplifier 1, and the current applied to the transistor is changed. Therefore, according to the configuration of this embodiment, when the attenuation amount in the attenuator 4 is changed, the applied voltage and the applied current to the amplifier 1 also change.
【００２２】したがって、設定する出力電力の大きさに
比例して増幅器１への印加電圧及び印加電流がダイナミ
ックに変化するため、増幅器１における消費電力は設定
する出力電力に応じて最適化されることになる。よっ
て、出力電力を低く設定した場合には従来の回路に比べ
て消費電力が低く抑えられ、消費電力の大幅な低減がで
きることになる。Therefore, since the applied voltage and applied current to the amplifier 1 dynamically change in proportion to the set output power, the power consumption in the amplifier 1 should be optimized according to the set output power. become. Therefore, when the output power is set low, the power consumption can be suppressed lower than that of the conventional circuit, and the power consumption can be significantly reduced.
【００２３】要するに、入力側におけるＰＩＮダイオー
ド減衰器による減衰量制御及び増幅器への固定バイアス
を採用した従来方式とは異なり、増幅器の消費電力を、
設定した出力電力に応じて最適化することができるので
ある。したがって移動通信端末に限らず高周波帯高出力
増幅器の出力電力の変化制御を必要とする種々の装置に
おいて、小型化かつ低消費電力化が実現できるのであ
る。In short, unlike the conventional system in which the attenuation amount control by the PIN diode attenuator on the input side and the fixed bias to the amplifier are adopted, the power consumption of the amplifier is
It can be optimized according to the set output power. Therefore, not only the mobile communication terminal, but also various devices that require change control of the output power of the high-frequency band high-power amplifier can realize downsizing and low power consumption.
【００２４】[0024]
【発明の効果】以上説明したように本発明は、増幅器の
入出力の包絡線検波を行い、入力側と出力側との差分に
応じた印加電圧により増幅器に対して帰還をかけること
により、増幅器の出力電力を安定化し、かつ検波の感度
を制御することにって出力電力を容易に変化させること
ができると共に、増幅器への印加電圧及び印加電流を同
時に変化せしめて増幅動作点を変化させることで低消費
電力化が実現できるという効果がある。As described above, according to the present invention, the envelope detection of the input and output of the amplifier is performed and the amplifier is fed back by the applied voltage according to the difference between the input side and the output side. The output power can be easily changed by stabilizing the output power of the device and controlling the sensitivity of detection, and at the same time, the amplification operating point can be changed by simultaneously changing the voltage and current applied to the amplifier. This has the effect of achieving low power consumption.
【図１】本発明の実施例による増幅回路の構成を示すブ
ロック図である。FIG. 1 is a block diagram showing a configuration of an amplifier circuit according to an embodiment of the present invention.
【図２】図１の増幅回路の動作を示す特性図である。FIG. 2 is a characteristic diagram showing an operation of the amplifier circuit of FIG.
【図３】従来の増幅回路の構成を示すブロック図であ
る。FIG. 3 is a block diagram showing a configuration of a conventional amplifier circuit.
【図４】図３の増幅回路の動作を示す特性図である。FIG. 4 is a characteristic diagram showing an operation of the amplifier circuit of FIG.
１ 増幅器 ２ 入力検波部 ３ 出力検波部 ４ 減衰器 ５ 差分検出器 ６ 誤差増幅器 1 Amplifier 2 Input Detection Section 3 Output Detection Section 4 Attenuator 5 Difference Detector 6 Error Amplifier
Claims (4)
増幅器への入力信号のレベルを検出する第１の検出手段
と、前記増幅器からの出力信号のレベルを、外部指令に
応じた検出感度で検出する第２の検出手段と、前記第２
の検出手段の検出結果と前記第１の検出手段の検出結果
との差に応じて前記増幅器の増幅動作点を変化せしめる
変化制御手段とを有することを特徴とする増幅回路。1. A power amplifier that performs a power amplification operation, a first detection unit that detects a level of an input signal to the amplifier, and a level of an output signal from the amplifier with a detection sensitivity according to an external command. Second detecting means for detecting, and the second
And a change control means for changing the amplification operating point of the amplifier according to the difference between the detection result of the detection means and the detection result of the first detection means.
段の検出結果と前記第１の検出手段の検出結果との差に
応じて前記増幅器の動作電圧を制御することを特徴とす
る請求項１記載の増幅回路。2. The change control means controls the operating voltage of the amplifier according to the difference between the detection result of the second detection means and the detection result of the first detection means. The amplifier circuit according to item 1.
入力信号を包絡線検波する第１の包絡線検波手段を有
し、前記第２の検出手段は、前記増幅器からの出力電圧
を包絡線検波する第２の包絡線検波手段を有することを
特徴とする請求項１又は２記載の増幅回路。3. The first detecting means includes first envelope detecting means for envelope detecting an input signal to the amplifier, and the second detecting means detects an output voltage from the amplifier. 3. The amplifier circuit according to claim 1, further comprising a second envelope detection unit that performs envelope detection.
の出力信号のレベルを、前記外部指令に応じて減衰せし
める減衰手段をさらに有し、この減衰出力を前記包絡線
検波手段に印加するようにしたことを特徴とする請求項
３記載の増幅回路。4. The second detecting means further comprises attenuating means for attenuating the level of the output signal from the amplifier according to the external command, and applying the attenuated output to the envelope detecting means. The amplifier circuit according to claim 3, wherein the amplifier circuit is configured as described above.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50A JPH06244645A (en) | 1993-02-17 | 1993-02-17 | Amplifier circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50A JPH06244645A (en) | 1993-02-17 | 1993-02-17 | Amplifier circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH06244645A true JPH06244645A (en) | 1994-09-02 |
Family
ID=12885787
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP50A Pending JPH06244645A (en) | 1993-02-17 | 1993-02-17 | Amplifier circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH06244645A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004507966A (en) * | 2000-08-30 | 2004-03-11 | コネクサント システムズ インコーポレイテッド | Closed loop power control system using linear or non-linear power amplifier |
| WO2007144957A1 (en) * | 2006-06-16 | 2007-12-21 | Fujitsu Limited | Power amplifier control device, power amplifier control program, and power amplifier control method |
| WO2007144958A1 (en) * | 2006-06-16 | 2007-12-21 | Fujitsu Limited | Power amplifier control device, power amplifier control program, and power amplifier control method |
| JP2012120123A (en) * | 2010-12-03 | 2012-06-21 | Fujitsu Ltd | Differential amplification circuit |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5887903A (en) * | 1981-11-19 | 1983-05-25 | Sanyo Electric Co Ltd | Direct current power supply circuit driving power amplyfying circuit |
| JPH01221010A (en) * | 1988-02-29 | 1989-09-04 | Nec Corp | Automatic power control circuit |
| JPH01311709A (en) * | 1988-06-10 | 1989-12-15 | Hitachi Ltd | Automatic gain control circuit |
| JPH027708A (en) * | 1988-06-27 | 1990-01-11 | Mitsubishi Electric Corp | Automatic gain control circuit |
| JPH0265305A (en) * | 1988-08-31 | 1990-03-06 | Nec Corp | Automatic gain control amplifier |
| JPH02260809A (en) * | 1989-03-31 | 1990-10-23 | Nec Corp | Automatic gain stabilizing circuit |
-
1993
- 1993-02-17 JP JP50A patent/JPH06244645A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5887903A (en) * | 1981-11-19 | 1983-05-25 | Sanyo Electric Co Ltd | Direct current power supply circuit driving power amplyfying circuit |
| JPH01221010A (en) * | 1988-02-29 | 1989-09-04 | Nec Corp | Automatic power control circuit |
| JPH01311709A (en) * | 1988-06-10 | 1989-12-15 | Hitachi Ltd | Automatic gain control circuit |
| JPH027708A (en) * | 1988-06-27 | 1990-01-11 | Mitsubishi Electric Corp | Automatic gain control circuit |
| JPH0265305A (en) * | 1988-08-31 | 1990-03-06 | Nec Corp | Automatic gain control amplifier |
| JPH02260809A (en) * | 1989-03-31 | 1990-10-23 | Nec Corp | Automatic gain stabilizing circuit |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004507966A (en) * | 2000-08-30 | 2004-03-11 | コネクサント システムズ インコーポレイテッド | Closed loop power control system using linear or non-linear power amplifier |
| WO2007144957A1 (en) * | 2006-06-16 | 2007-12-21 | Fujitsu Limited | Power amplifier control device, power amplifier control program, and power amplifier control method |
| WO2007144958A1 (en) * | 2006-06-16 | 2007-12-21 | Fujitsu Limited | Power amplifier control device, power amplifier control program, and power amplifier control method |
| JP2012120123A (en) * | 2010-12-03 | 2012-06-21 | Fujitsu Ltd | Differential amplification circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0233213B2 (en) | ||
| JP3314806B2 (en) | Power amplifier | |
| JPH09107299A (en) | Receiving amplifier | |
| GB2276052A (en) | Gain control for multi-stage cell-phone amplifier | |
| JPH06244645A (en) | Amplifier circuit | |
| JPH09121125A (en) | Bias current control circuit for amplifier | |
| US6057736A (en) | Gain controlled amplifier | |
| US6710647B1 (en) | Method and circuit for distortion compensation and output control | |
| JP4722342B2 (en) | Control method and circuit for enabling use of power amplifier based on HTB technology in transmitter having a structure with zero intermediate frequency | |
| JPH06152259A (en) | Transmission power control system | |
| KR0151414B1 (en) | Automatic gain control circuit of image processing system | |
| JPH09121132A (en) | Transmission power control circuit for radio equipment | |
| JPH1051323A (en) | Transmitter | |
| JPH11298257A (en) | Power amplifier circuit | |
| US5095543A (en) | Method and device for audio waveform correction in a RF communication system postdetection circuit | |
| JP3388460B2 (en) | Transmission output control circuit and wireless device using the same | |
| JPH03273705A (en) | Booster power amplifier | |
| JPH02172309A (en) | Power amplifier | |
| JPH0529975A (en) | Receiver | |
| JPH0258409A (en) | Electric power control circuit for electric power amplifier | |
| KR100371026B1 (en) | Gain control amplifier | |
| JP3041149B2 (en) | Power control device | |
| KR20010010538A (en) | Apparatus for controling power amplifier in radio terminal eqipment and method therefor | |
| JPH05300029A (en) | Power amplifier bias circuit for automatic transmission power control circuit | |
| JPS6397020A (en) | Controller for transmitting output |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 19960702 |