JPH0576815B2 - - Google Patents
Info
- Publication number
- JPH0576815B2 JPH0576815B2 JP59180951A JP18095184A JPH0576815B2 JP H0576815 B2 JPH0576815 B2 JP H0576815B2 JP 59180951 A JP59180951 A JP 59180951A JP 18095184 A JP18095184 A JP 18095184A JP H0576815 B2 JPH0576815 B2 JP H0576815B2
- Authority
- JP
- Japan
- Prior art keywords
- synchronization
- circuit
- frame synchronization
- serial
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59180951A JPS6158349A (ja) | 1984-08-30 | 1984-08-30 | フレ−ム同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59180951A JPS6158349A (ja) | 1984-08-30 | 1984-08-30 | フレ−ム同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6158349A JPS6158349A (ja) | 1986-03-25 |
| JPH0576815B2 true JPH0576815B2 (enrdf_load_stackoverflow) | 1993-10-25 |
Family
ID=16092125
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59180951A Granted JPS6158349A (ja) | 1984-08-30 | 1984-08-30 | フレ−ム同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6158349A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NZ220548A (en) * | 1986-06-18 | 1990-05-28 | Fujitsu Ltd | Tdm frame synchronising circuit |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5357909A (en) * | 1976-11-05 | 1978-05-25 | Omron Tateisi Electronics Co | Signal transmission system |
| JPS5845870B2 (ja) * | 1977-04-01 | 1983-10-13 | 日本電気株式会社 | フレ−ム同期引込方式 |
| JPS5989053A (ja) * | 1982-11-12 | 1984-05-23 | Kokusai Denshin Denwa Co Ltd <Kdd> | 同期・誤り検出装置 |
-
1984
- 1984-08-30 JP JP59180951A patent/JPS6158349A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6158349A (ja) | 1986-03-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4657406A (en) | Timing generating device | |
| JPH0576815B2 (enrdf_load_stackoverflow) | ||
| JP2524371B2 (ja) | 予備回線監視回路 | |
| US4149258A (en) | Digital filter system having filters synchronized by the same clock signal | |
| US3996523A (en) | Data word start detector | |
| US4741005A (en) | Counter circuit having flip-flops for synchronizing carry signals between stages | |
| JPS63196130A (ja) | 信号検出方式 | |
| SU1332562A1 (ru) | Устройство формировани сигнала отсчета дл дифференциального кодера изображений | |
| JPS6251329A (ja) | 符号識別回路 | |
| SU1644093A1 (ru) | Устройство дл централизованного контрол параметров | |
| JP2757714B2 (ja) | フレームパルス生成回路 | |
| SU1125632A1 (ru) | Устройство дл восстановлени непрерывных функций по дискретным отсчетам | |
| SU1525922A1 (ru) | Устройство дл телеконтрол промежуточных станций системы св зи | |
| JPS63116537A (ja) | 同期保護回路 | |
| JP2652972B2 (ja) | D2規格同期信号検出器 | |
| JPS6228621B2 (enrdf_load_stackoverflow) | ||
| SU1099322A1 (ru) | Телеизмерительна система | |
| SU450220A1 (ru) | Устройство дл сжати информации многоканальной телеметрии | |
| SU970717A1 (ru) | Устройство тактовой синхронизации | |
| SU907835A1 (ru) | Устройство синхронизации | |
| SU526909A1 (ru) | Устройство дл моделировани марковских процессов | |
| SU978361A1 (ru) | Устройство дл сложени и вычитани двух последовательностей импульсов | |
| JPH0450777B2 (enrdf_load_stackoverflow) | ||
| SU949823A1 (ru) | Счетчик | |
| SU918952A1 (ru) | Устройство дл преобразовани по функци м Уолша |