JPH0572621B2 - - Google Patents

Info

Publication number
JPH0572621B2
JPH0572621B2 JP28538885A JP28538885A JPH0572621B2 JP H0572621 B2 JPH0572621 B2 JP H0572621B2 JP 28538885 A JP28538885 A JP 28538885A JP 28538885 A JP28538885 A JP 28538885A JP H0572621 B2 JPH0572621 B2 JP H0572621B2
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP28538885A
Other versions
JPS61145683A (en
Inventor
Suchuwaato Waado Jeremii
Original Assignee
Secr Defence Brit
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to GB848431925A priority Critical patent/GB8431925D0/en
Application filed by Secr Defence Brit filed Critical Secr Defence Brit
Publication of JPS61145683A publication Critical patent/JPS61145683A/ja
Publication of JPH0572621B2 publication Critical patent/JPH0572621B2/ja
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/16Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8046Systolic arrays
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/15Correlation function computation including computation of convolution operations
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only
    • G06F7/525Multiplying only in serial-serial fashion, i.e. both operands being entered serially
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/386Special constructional features
    • G06F2207/3884Pipelining
JP28538885A 1984-12-18 1985-12-18 Expired - Lifetime JPH0572621B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB848431925A GB8431925D0 (en) 1984-12-18 1984-12-18 Digital data processor

Publications (2)

Publication Number Publication Date
JPS61145683A JPS61145683A (en) 1986-07-03
JPH0572621B2 true JPH0572621B2 (ja) 1993-10-12

Family

ID=10571359

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28538885A Expired - Lifetime JPH0572621B2 (ja) 1984-12-18 1985-12-18

Country Status (6)

Country Link
US (1) US4777614A (ja)
EP (1) EP0186958B1 (ja)
JP (1) JPH0572621B2 (ja)
CA (1) CA1241756A (ja)
DE (2) DE3586201T2 (ja)
GB (2) GB8431925D0 (ja)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4787057A (en) * 1986-06-04 1988-11-22 General Electric Company Finite element analysis method using multiprocessor for matrix manipulations with special handling of diagonal elements
US4829585A (en) * 1987-05-04 1989-05-09 Polaroid Corporation Electronic image processing circuit
US5014235A (en) * 1987-12-15 1991-05-07 Steven G. Morton Convolution memory
JP2690932B2 (ja) * 1988-03-18 1997-12-17 日立デバイスエンジニアリング株式会社 ディジタル信号処理プロセッサおよびディシタル信号処理プロセッサシステム
US4933639A (en) * 1989-02-13 1990-06-12 The Board Of Regents, The University Of Texas System Axis translator for magnetic resonance imaging
GB8910960D0 (en) * 1989-05-12 1989-06-28 Secr Defence Digital processor for two's complement computations
US5243551A (en) * 1989-05-17 1993-09-07 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Processor suitable for recursive computations
FR2663138B1 (fr) * 1990-06-08 1992-09-11 France Etat Procede et circuit de traitement de signaux numeriques representatifs de vecteurs ou tuples de meme dimension et leur application a des ensembles de cardinalite et a des vecteurs ou tuples de dimensions quelconques.
DE69329260D1 (de) * 1992-06-25 2000-09-28 Canon Kk Gerät zum Multiplizieren von Ganzzahlen mit vielen Ziffern
JP3203454B2 (ja) * 1993-08-26 2001-08-27 日本プレシジョン・サーキッツ株式会社 乗算器
US5887183A (en) * 1995-01-04 1999-03-23 International Business Machines Corporation Method and system in a data processing system for loading and storing vectors in a plurality of modes
US6023742A (en) * 1996-07-18 2000-02-08 University Of Washington Reconfigurable computing architecture for providing pipelined data paths
DE19717970B4 (de) * 1997-04-28 2006-11-09 Systemonic Ag Schaltungsanordnung einer digitalen Baugruppe zur Multiplikation und Addition von Binärzahlen
IL150133D0 (en) * 2001-09-03 2004-02-19 Lenslet Ltd Multi-user detection
IL145245D0 (en) * 2001-09-03 2002-06-30 Jtc 2000 Dev Delaware Inc System and method including vector-matrix multiplication
FI111592B (fi) * 2001-09-06 2003-08-15 Oulun Yliopisto Menetelmä ja laite peräkkäisten kuvien koodaamiseksi
US7120658B2 (en) * 2002-05-14 2006-10-10 Nash James G Digital systolic array architecture and method for computing the discrete Fourier transform
US7321915B2 (en) * 2002-10-29 2008-01-22 Broadcom Corporation Method and apparatus for efficient matrix multiplication in a direct sequence CDMA system
JP2007336164A (ja) * 2006-06-14 2007-12-27 Mitsubishi Electric Corp Dbf信号処理装置およびdbf信号処理方法
US8417758B1 (en) 2009-09-01 2013-04-09 Xilinx, Inc. Left and right matrix multiplication using a systolic array
US8473539B1 (en) 2009-09-01 2013-06-25 Xilinx, Inc. Modified givens rotation for matrices with complex numbers
US8510364B1 (en) 2009-09-01 2013-08-13 Xilinx, Inc. Systolic array for matrix triangularization and back-substitution
US8473540B1 (en) 2009-09-01 2013-06-25 Xilinx, Inc. Decoder and process therefor
US8416841B1 (en) * 2009-11-23 2013-04-09 Xilinx, Inc. Multiple-input multiple-output (MIMO) decoding with subcarrier grouping
US8620984B2 (en) * 2009-11-23 2013-12-31 Xilinx, Inc. Minimum mean square error processing
US20110153702A1 (en) * 2009-12-23 2011-06-23 Starhill Philip M Multiplication of a vector by a product of elementary matrices
US8539016B1 (en) 2010-02-09 2013-09-17 Altera Corporation QR decomposition in an integrated circuit device
US8539014B2 (en) 2010-03-25 2013-09-17 Altera Corporation Solving linear matrices in an integrated circuit device
US8406334B1 (en) 2010-06-11 2013-03-26 Xilinx, Inc. Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding
US8443031B1 (en) 2010-07-19 2013-05-14 Xilinx, Inc. Systolic array for cholesky decomposition
US8577951B1 (en) * 2010-08-19 2013-11-05 Altera Corporation Matrix operations in an integrated circuit device
US8812576B1 (en) 2011-09-12 2014-08-19 Altera Corporation QR decomposition in an integrated circuit device
US8949298B1 (en) 2011-09-16 2015-02-03 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US9053045B1 (en) 2011-09-16 2015-06-09 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8762443B1 (en) 2011-11-15 2014-06-24 Altera Corporation Matrix operations in an integrated circuit device
US9207909B1 (en) 2012-11-26 2015-12-08 Altera Corporation Polynomial calculations optimized for programmable integrated circuit device structures
US9189200B1 (en) 2013-03-14 2015-11-17 Altera Corporation Multiple-precision processing block in a programmable integrated circuit device
US9384168B2 (en) 2013-06-11 2016-07-05 Analog Devices Global Vector matrix product accelerator for microprocessor integration
US9348795B1 (en) 2013-07-03 2016-05-24 Altera Corporation Programmable device using fixed and configurable logic to implement floating-point rounding
US10241972B2 (en) * 2017-03-16 2019-03-26 International Business Machines Corporation Matrix multiplication on a systolic array
DE102018112260A1 (de) * 2018-05-22 2019-11-28 Saint-Gobain Isover G+H Ag Wärmedämmelement, Bauwerkskonstruktion sowie Verfahren zur Vermeidung von Feuchteschäden an einem Bauwerk

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0073116B1 (en) * 1981-08-18 1988-12-14 National Research Development Corporation Integrated data processing circuits
US4533993A (en) * 1981-08-18 1985-08-06 National Research Development Corp. Multiple processing cell digital data processor
US4493048A (en) * 1982-02-26 1985-01-08 Carnegie-Mellon University Systolic array apparatuses for matrix computations
GB2144245B (en) * 1983-07-28 1987-07-29 Secr Defence A digital data processor for matrix/matrix multiplication
GB8326690D0 (en) * 1983-10-05 1983-11-09 Secr Defence Digital data processor
US4698751A (en) * 1984-07-13 1987-10-06 Ford Aerospace & Communications Corporation Systolic array for solving cyclic loop dependent algorithms

Also Published As

Publication number Publication date
DE3586201D1 (de) 1992-07-16
EP0186958B1 (en) 1992-06-10
GB8530034D0 (en) 1986-01-15
JPS61145683A (en) 1986-07-03
GB2168509A (en) 1986-06-18
CA1241756A1 (ja)
EP0186958A3 (en) 1988-01-07
CA1241756A (en) 1988-09-06
EP0186958A2 (en) 1986-07-09
GB2168509B (en) 1988-04-27
DE3586201T2 (de) 1993-02-11
GB8431925D0 (en) 1985-01-30
US4777614A (en) 1988-10-11

Similar Documents

Publication Publication Date Title
CH669707A (ja)
CA1269598C (ja)
CH655486B (ja)
DE3402356C2 (ja)
DE3401673C2 (ja)
BG45163A1 (ja)
CA1257645C (ja)
DE3402936C2 (ja)
DE3400894C2 (ja)
CA1253654C (ja)
DE3401468C2 (ja)
DE3401924C2 (ja)
DE3319144C2 (ja)
DE3400896C2 (ja)
DE3402355C2 (ja)
BG45272A1 (ja)
DE3404252C2 (ja)
CA1263510C (ja)
DE3402241C2 (ja)
DE3401550C2 (ja)
CU21787A3 (ja)
BR8505222A (ja)
CA1265376C (ja)
CA1257640C (ja)
AU2219783A (ja)