JPH0521628A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH0521628A
JPH0521628A JP17525491A JP17525491A JPH0521628A JP H0521628 A JPH0521628 A JP H0521628A JP 17525491 A JP17525491 A JP 17525491A JP 17525491 A JP17525491 A JP 17525491A JP H0521628 A JPH0521628 A JP H0521628A
Authority
JP
Japan
Prior art keywords
aln
package
thin film
yag
outer leads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17525491A
Other languages
Japanese (ja)
Inventor
Takao Maeda
貴雄 前田
Kohei Shimoda
浩平 下田
Junichi Shiraishi
順一 白石
義幸 ▲廣▼瀬
Yoshiyuki Hirose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP17525491A priority Critical patent/JPH0521628A/en
Publication of JPH0521628A publication Critical patent/JPH0521628A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To restrain the environmental deterioration in the insulation resistance when aluminum nitride (AlN) is used for a package for insulating the wiring between outer leads with AlN. CONSTITUTION:A YAG thin film 5 is provided on the AlN surface of a package 1 facing outside and located between outer leads 2. At this time, the environmental deterioration hardly occurs due to the chemical and electrical stability of the YAG thin film 5. This YAG thin film 5 covers the AlN surface to avoid the reaction the atmospheric water content and the AlN surface for precluding the possibility of making a path in lower volume resistivity on the surface so that stable insulation may be assured between outer leads 2 to avoid the miss-switching by any leakage current between the leads 2.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、アウターリード間の絶
縁性が高く、高速動作の半導体素子であっても安心して
搭載できる半導体装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device which has a high insulation between outer leads and can be mounted on a semiconductor element operating at high speed without anxiety.

【0002】[0002]

【従来の技術】窒化アルミニウム(以下、AlNと表
示)は高熱伝導物質であることから、半導体装置、特に
半導体素子を保護するパッケージの分野で使用されつつ
ある。それ以前のセラミックパッケージは、アルミナ製
であったが、熱伝導性が良くないため、高速でしかも集
積度の高いICなどを搭載するのは不向きだった。そこ
で、例えばPGA(ピングリッドアレイ)やC−QFP
(サークワッドフラットパッケージ)などでアルミナの
部分をAlNに置き換えたパッケージが開発されてい
る。
2. Description of the Related Art Since aluminum nitride (hereinafter referred to as AlN) is a highly heat-conductive substance, it is being used in the field of semiconductor devices, especially packages for protecting semiconductor elements. Prior to that, ceramic packages were made of alumina, but because of their poor thermal conductivity, they were not suitable for mounting ICs, etc., which were fast and highly integrated. Therefore, for example, PGA (pin grid array) or C-QFP
A package in which the alumina part is replaced with AlN, such as (Squard Flat Package), has been developed.

【0003】アルミナパッケージの大きな特徴は、絶縁
性が非常に高く、かつ安定していることである。一般的
な2.54mmピンピッチのPGAを例に採ると、1013Ω
台の絶縁抵抗が、標準的な環境試験後にもほとんど低下
しない。これに対し、AlNパッケージでは下記の問題
が起こる。
A major feature of the alumina package is that it has a very high insulating property and is stable. Taking a typical PGA with a 2.54 mm pin pitch as an example, it is 10 13 Ω
The insulation resistance of the pedestal shows little degradation after standard environmental testing. On the other hand, the AlN package has the following problems.

【0004】[0004]

【発明が解決しようとする課題】AlN製のパッケージ
は、基本的にアルミナ製パッケージの製造プロセスや構
成を模倣しているが、アルミナに比べて対湿性に劣るの
で、次の如き課題を生じる。
The AlN package basically mimics the manufacturing process and structure of an alumina package, but it is inferior in moisture resistance to alumina, so that the following problems occur.

【0005】図2はPGAの概要を示し、図3はそのP
GAのアウターリード取付け面側を部分的に拡大して示
している。PGAの内部構造は省略又は概略のみを示し
ている。パッケージ1の表面にはアウターリード2を接
合するメタライズ層3が、またこのメタライズ層3の周
囲には、鑞材の拡がり防止などの目的で保護層4が形成
されている。この層4は、アルミナパッケージの場合ア
ルミナであるので、AlNの場合にはAlNである。な
お、鑞材は各図とも省略して図示していない。
FIG. 2 shows an outline of PGA, and FIG.
The outer lead mounting surface side of the GA is partially enlarged. The internal structure of PGA is omitted or shown only schematically. A metallized layer 3 for joining the outer leads 2 is formed on the surface of the package 1, and a protective layer 4 is formed around the metallized layer 3 for the purpose of preventing the brazing material from spreading. This layer 4 is alumina in the case of an alumina package, and thus AlN in the case of AlN. The brazing material is not shown in each drawing.

【0006】しかるに、AlNは、一般的なコンピュー
タ使用環境である室内においても空気中の水分と反応し
てベーマイトや水酸化アルミニウムなどの低絶縁抵抗物
質を生成し易く、結果として、絶縁抵抗の環境劣化が起
こる。即ち、生成物により表面に体積抵抗の低い経路が
できてしまうと、他の部分がいくら高抵抗でも絶縁抵抗
は大きくならず、このために、アウターリード間の絶縁
性能が下がり、隣接リードへのリーク電流が大きくなっ
て高速動作の半導体素子を搭載する場合には特にミスス
イッチングの確率が高まってくる。
However, AlN easily reacts with moisture in the air to produce low insulation resistance substances such as boehmite and aluminum hydroxide even in a room which is a general computer use environment. As a result, the environment of insulation resistance is high. Deterioration occurs. That is, if the product creates a path with a low volume resistance on the surface, the insulation resistance does not become large no matter how high the resistance of other parts is. The probability of misswitching increases especially when a high-speed operation semiconductor element is mounted due to a large leak current.

【0007】なお、ここで取り上げた問題は、アウター
リード間の絶縁抵抗がAlNの表面性状に左右される場
合に起こる。即ち、アウターリードの周囲を低融点ガラ
スで取り巻いて絶縁しているC−QFPなどではなく、
アウターリード間がパッケージのAlNによって絶縁さ
れるPGAやセラミックフラットパッケージなどが対象
となる。
The problem taken up here occurs when the insulation resistance between the outer leads depends on the surface properties of AlN. That is, not the C-QFP or the like in which the outer leads are surrounded by a low-melting glass to insulate them,
The target is a PGA or a ceramic flat package in which the outer leads are insulated by AlN of the package.

【0008】[0008]

【課題を解決するための手段】この発明は、上記の課題
を解決するため、アウターリード間に位置して外部に面
している窒化アルミニウム層の表面にYAG(イットリ
ウム アルミニウムガーネット)の薄膜層を設ける。
In order to solve the above problems, the present invention provides a thin film layer of YAG (yttrium aluminum garnet) on the surface of the aluminum nitride layer located between the outer leads and facing the outside. Set up.

【0009】なお、YAGの膜厚が極端に厚いとAlN
製パッケージ特有の高熱伝導性の効果が薄れるので、表
面のYAGの膜厚は上限を30μm程度にしておくのが
望ましい。このような薄いYAG膜は、実施例で述べる
ような方法で容易に形成することができる。
If the YAG film is extremely thick, AlN
Since the effect of high thermal conductivity peculiar to the manufactured package is diminished, it is desirable to set the upper limit of the YAG film thickness on the surface to about 30 μm. Such a thin YAG film can be easily formed by the method described in the embodiment.

【0010】[0010]

【作用】アルミナは化学的及び電気的に安定した物質で
あり、半導体装置の使用環境である概略120℃以下の
温度では抵抗を減ずるほどの反応を起こさない。AlN
やアルミナの体積抵抗は1014Ω・cm以上あるが、Al
Nが水分と反応して生じるベーマイトや水酸化アルミニ
ウムなどは体積抵抗が約105 〜1010Ω・cmであり、
AlNやアルミナに比べて桁違いに小さい。
Alumina is a chemically and electrically stable substance, and does not cause a reaction that reduces resistance at a temperature of approximately 120 ° C. or lower, which is the environment in which semiconductor devices are used. AlN
And alumina have a volume resistance of 10 14 Ω · cm or more, but Al
The volume resistance of boehmite and aluminum hydroxide produced by the reaction of N with water is about 10 5 to 10 10 Ω · cm,
It is orders of magnitude smaller than AlN and alumina.

【0011】本発明では、YAGの薄膜がAlNの表面
を覆ってAlN表面の水分との反応を阻止するので、ア
ウターリード間におけるパッケージ表面の体積抵抗の極
端な低下が起こらない。
In the present invention, since the YAG thin film covers the surface of AlN and prevents the reaction with moisture on the surface of AlN, the volume resistance of the package surface between the outer leads does not extremely decrease.

【0012】[0012]

【実施例】図1にPGAを適用対象としたときのアウタ
ーリード取付面の構造を示す。ここでは、AlN製(A
lNと導体の積層体)のパッケージ1が用いられてい
る。2はアウターリードであり、このリードの根元端の
フランジがメタライズ層3に鑞付けされている。また、
パッケージ1のアウターリード取付け面側の表面には本
発明を特徴づけるYAG薄膜層5が形成されている。な
お、図1ではYAG層がメタライズ層に少し重なってい
るが、必ずしも重ならなくてよい。重なってもフランジ
との間に隙間があってもよい。
EXAMPLE FIG. 1 shows the structure of the outer lead mounting surface when PGA is applied. Here, made of AlN (A
1N and a conductor laminate) package 1 is used. Reference numeral 2 is an outer lead, and a flange at the root end of this lead is brazed to the metallized layer 3. Also,
A YAG thin film layer 5 characterizing the present invention is formed on the outer lead mounting surface side of the package 1. Although the YAG layer slightly overlaps the metallized layer in FIG. 1, it does not necessarily have to overlap. There may be an overlap or a gap between the flange and the flange.

【0013】図4は、かかる構造のPGAの製造プロセ
スの一例である。との工程間にもめっき工程を入れ
ることが多い。の工程でパッケージのアウターリード
取付け面側にスクリーン印刷したYAGを下層のAlN
や各層の印刷メタライズなどと同時焼成して最表面のY
AG薄膜を作る。この方法ではYAG薄膜層5の膜厚が
高々20μm程度に抑えられ、従って、AlNパッケー
ジの熱伝導性はほとんど低下しない。また、別法とし
て、図4のの工程を省き、、又はの工程の後に
レジスト塗布/YAGコーティング/レジスト剥離の工
程を加えて気相合成法でYAG薄膜厚5を作ることもで
きる。この場合にはYAGの膜厚を数μmまで薄くする
ことが可能である。
FIG. 4 shows an example of a PGA manufacturing process having such a structure. In many cases, a plating process is also included between these processes. Screen-printed YAG on the outer lead mounting surface side of the package in the process of
And Y of the outermost surface by co-firing with printing metallization of each layer
Make an AG thin film. According to this method, the film thickness of the YAG thin film layer 5 is suppressed to about 20 μm at most, and therefore, the thermal conductivity of the AlN package is hardly reduced. Alternatively, the YAG thin film thickness 5 can be formed by the vapor phase synthesis method by omitting the step of FIG. 4 or adding the steps of resist coating / YAG coating / resist stripping after the step of. In this case, the film thickness of YAG can be reduced to several μm.

【0014】以下に、より詳細な実施例について述べ
る。サンプルAとして、図2のPGAを図4の製造プロ
セスに基づいて作った。また、サンプルBとしてYAG
薄膜を前述の気相合成法で形成したものも作った。この
両者が本発明品である。サンプルCは、図4ののYA
G印刷に代えてAlN印刷を行い、図3の保護層4をA
lNで作った従来品である。
A more detailed embodiment will be described below. As sample A, the PGA of FIG. 2 was made based on the manufacturing process of FIG. Also, as sample B, YAG
A thin film formed by the above-mentioned vapor phase synthesis method was also prepared. Both of these are products of the present invention. Sample C is YA in FIG.
AlN printing is performed instead of G printing, and the protective layer 4 in FIG.
It is a conventional product made with 1N.

【0015】これ等のサンプルを各5ピース作成し、1
00VDCでの絶縁抵抗を調べた。また、この後、全サ
ンプルを500時間のプレッシャークッカーテスト(1
21℃、100%RH)に供し、その後、再度絶縁抵抗を
測定した。
5 pieces of each of these samples were prepared, and 1
The insulation resistance at 00 VDC was examined. Also, after this, all samples were subjected to a 500-hour pressure cooker test (1
It was subjected to 21 ° C. and 100% RH), and then the insulation resistance was measured again.

【0016】結果を表1に示す。従来品のサンプルは、
テスト後に絶縁抵抗が平均で1/20に低下しているのに
対し、本発明品のサンプルの絶縁抵抗低下はAが約50
%、Bが約65%に止まっており、本発明がアウターリ
ード間の絶縁性維持に優れた効果を示すことが実証され
た。
The results are shown in Table 1. The sample of the conventional product is
After the test, the insulation resistance was reduced to 1/20 on the average, whereas the insulation resistance of the sample of the present invention was reduced by about A.
%, B remained at about 65%, demonstrating that the present invention has an excellent effect of maintaining insulation between outer leads.

【0017】[0017]

【表1】 [Table 1]

【0018】[0018]

【発明の効果】以上説明したように、本発明の半導体装
置は、AlNの表面をYAGの薄膜層で保護してアウタ
ーリード間におけるパッケージ表面の体積抵抗の低下を
抑制したので、高熱放散性をもたせるためにAlNパッ
ケージを用いる場合のリード間の電流リークに起因した
ミススイッチングを防止できると云う効果があり、高速
ICを搭載する場合にも動作信頼性の高い装置を提供す
ることが可能になる。
As described above, in the semiconductor device of the present invention, the surface of AlN is protected by the thin film layer of YAG to suppress the decrease in the volume resistance of the package surface between the outer leads, so that the high heat dissipation property is obtained. This has the effect of preventing mis-switching due to current leakage between leads when using an AlN package in order to provide it, and it is possible to provide a device with high operational reliability even when a high-speed IC is mounted. ..

【図面の簡単な説明】[Brief description of drawings]

【図1】実施例の半導体装置の腰部を示す断面図FIG. 1 is a cross-sectional view showing a waist of a semiconductor device according to an embodiment.

【図2】PGAの概要を示す図FIG. 2 is a diagram showing an outline of PGA.

【図3】AlNパッケージを用いた従来のPGAのアウ
ターリード取付面側の断面図
FIG. 3 is a sectional view of an outer lead mounting surface side of a conventional PGA using an AlN package.

【図4】本発明の半導体装置の製造プロセスの一例を示
すフロー図
FIG. 4 is a flow chart showing an example of a manufacturing process of a semiconductor device of the present invention.

【符号の説明】[Explanation of symbols]

1 パッケージ 2 アウターリード 3 メタライズ層 4 保護層 5 YAG薄膜層 1 Package 2 Outer Lead 3 Metallization Layer 4 Protective Layer 5 YAG Thin Film Layer

───────────────────────────────────────────────────── フロントページの続き (72)発明者 ▲廣▼瀬 義幸 伊丹市昆陽北一丁目1番1号 住友電気工 業株式会社伊丹製作所内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor ▲ Hiro ▼ Yoshiyuki Se 1-1-1 Kunyo Kita, Itami City Sumitomo Electric Industries Itami Works

Claims (1)

【特許請求の範囲】 【請求項1】 アウターリード間がパッケージの窒化ア
ルミニウムによって絶縁される半導体装置であって、ア
ウターリード間に位置して外部に面している窒化アルミ
ニウム層の表面にYAG(イットリウム アルミニウム
ガーネット)の薄膜層を有していることを特徴とする
半導体装置。
Claim: What is claimed is: 1. A semiconductor device in which outer leads are insulated from each other by aluminum nitride of a package, and YAG (on the surface of an aluminum nitride layer located between the outer leads and facing to the outside). A semiconductor device having a thin film layer of yttrium aluminum garnet).
JP17525491A 1991-07-16 1991-07-16 Semiconductor device Pending JPH0521628A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17525491A JPH0521628A (en) 1991-07-16 1991-07-16 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17525491A JPH0521628A (en) 1991-07-16 1991-07-16 Semiconductor device

Publications (1)

Publication Number Publication Date
JPH0521628A true JPH0521628A (en) 1993-01-29

Family

ID=15992951

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17525491A Pending JPH0521628A (en) 1991-07-16 1991-07-16 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH0521628A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6884514B2 (en) 2002-01-11 2005-04-26 Saint-Gobain Ceramics & Plastics, Inc. Method for forming ceramic layer having garnet crystal structure phase and article made thereby

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6884514B2 (en) 2002-01-11 2005-04-26 Saint-Gobain Ceramics & Plastics, Inc. Method for forming ceramic layer having garnet crystal structure phase and article made thereby

Similar Documents

Publication Publication Date Title
TW423084B (en) High performance flip chip package
TW200400605A (en) Method of eliminating back-end rerouting in ball grid array packaging and apparatus made from same
US7564128B2 (en) Fully testable surface mount die package configured for two-sided cooling
JPH0521628A (en) Semiconductor device
JPH0521629A (en) Semiconductor device
JPH0521627A (en) Semiconductor device
JP4227610B2 (en) Manufacturing method of heat dissipation base
JPS63124555A (en) Substrate for semiconductor device
JP3794454B2 (en) Nitride ceramic substrate
JPH07162157A (en) Multilayered board
JP2023538473A (en) Shape memory thermal capacitor and related method
JP2001135753A (en) Semiconductor module substrate and manufacturing method for the same
JPH0613487A (en) Multichip module
JP2005285885A (en) Semiconductor device
JP2007043098A (en) Power semiconductor module
JP2000236052A (en) Substrate for semiconductor device and its manufacture
JPH10135405A (en) Wiring board module
JP2005328086A (en) Heat dissipation structure of semiconductor device
CN113950187A (en) Plane heat conduction copper-clad plate and packaging substrate for packaging multiple plane heat conduction copper-clad plates
IL281101A (en) Thermal boundary control
WO2024076880A1 (en) Integrated substrates and related methods
US20050116328A1 (en) Substrate and method of manufacture thereof
Patterson et al. Evaluation of direct bond aluminum substrates for power electronic applications in extreme environments
KR101068054B1 (en) Heat radiation structure of semiconductor device and manufacturing method thereof
JPS61245555A (en) Terminal connecting structure for semiconductor