JPH05121429A - Manufacture of heterojunction bipolar transistor - Google Patents

Manufacture of heterojunction bipolar transistor

Info

Publication number
JPH05121429A
JPH05121429A JP28106791A JP28106791A JPH05121429A JP H05121429 A JPH05121429 A JP H05121429A JP 28106791 A JP28106791 A JP 28106791A JP 28106791 A JP28106791 A JP 28106791A JP H05121429 A JPH05121429 A JP H05121429A
Authority
JP
Japan
Prior art keywords
region
gaas
layer
etching
bipolar transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP28106791A
Other languages
Japanese (ja)
Inventor
Masashi Yamashita
正史 山下
Mitsuru Shimazu
充 嶋津
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP28106791A priority Critical patent/JPH05121429A/en
Publication of JPH05121429A publication Critical patent/JPH05121429A/en
Pending legal-status Critical Current

Links

Landscapes

  • Bipolar Transistors (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

PURPOSE:To provide a method for manufacturing a mesa-type heterojunction bipolar transistor, which has an excellent reproducibility. CONSTITUTION:In a method for manufacturing a heterojunction bipolar transistor, a collector region 4 is made of a GaAs layer, and a base region 3 is made of an InGaAs layer. In the method, included is the process, wherein the base region 3 is exposed by etching a part of the collector region 4 through the reactive ion etching which uses a gas containing He and CCl2F2. Thereby, in a thin base region, etching can be stopped surely, and the yield of manufacturing a mesa-type HBT can be improved.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、超高周波デバイスや
高速動作のICに用いられる、GaAs等を材料とした
ヘテロ接合バイポーラトランジスタ、特にメサ型のヘテ
ロ接合バイポーラトランジスタの製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a heterojunction bipolar transistor made of GaAs or the like, particularly a mesa type heterojunction bipolar transistor, which is used for an ultra high frequency device or an IC operating at high speed.

【0002】[0002]

【従来の技術】エミッタ領域をベース領域よりも禁制帯
幅の大きい材料で構成したいわゆるヘテロ接合バイポー
ラトランジスタ(HBT)の開発が進められている。
(例えば特開昭63−6877) 従来メサ型のHBT
(構造断面の例を図1に示す)は以下に一例を示すよう
な工程で製造されている。
2. Description of the Related Art Development of a so-called heterojunction bipolar transistor (HBT) in which an emitter region is made of a material having a band gap larger than that of a base region is under development.
(For example, JP-A-63-6877) Conventional mesa type HBT
(An example of the cross section of the structure is shown in FIG. 1) is manufactured by the steps as shown below.

【0003】n型又は半絶縁性のGaAs基板上に分子
線エピタキシー(MBE)または有機金属気相エピタキ
シー(OMVPE)の方法で、GaAs、AlGaA
s、InGaAs等の層からなる多層エピタキシャル層
を形成する。続いてフォトリソグラフィーを用いて各層
を部分的にエッチングし、エミッタ領域およびベース領
域の電極形成部分を露出させる。露出した電極形成部分
に蒸着等の方法で金属電極を形成する。
GaAs, AlGaA on n-type or semi-insulating GaAs substrate by molecular beam epitaxy (MBE) or metalorganic vapor phase epitaxy (OMVPE) method.
A multilayer epitaxial layer composed of layers such as s and InGaAs is formed. Then, each layer is partially etched by using photolithography to expose the electrode formation portions of the emitter region and the base region. A metal electrode is formed on the exposed electrode formation portion by a method such as vapor deposition.

【0004】[0004]

【発明が解決しようとする課題】ベース層の上に積層さ
れたコレクタ層を部分的にエッチングしてベース層の電
極形成部分を露出させるとき、ベース層の表面でエッチ
ングを停止する必要がある。しかし、HBTにおいてベ
ース層の厚みは通常50〜150nmと薄いために、こ
のエッチングを正確に停止することは容易ではなく、メ
サ型HBTを実用化する上での障害になっていた。
When the collector layer laminated on the base layer is partially etched to expose the electrode formation portion of the base layer, it is necessary to stop the etching on the surface of the base layer. However, since the thickness of the base layer is usually as thin as 50 to 150 nm in the HBT, it is not easy to stop this etching accurately, which has been an obstacle to putting the mesa-type HBT into practical use.

【0005】この発明は上記のような従来のメサ型HB
Tの製造方法の問題点を解決し、ベース層で再現性良く
エッチングを停止することができる、HBTの製造方法
を提供することを目的とする。
The present invention is a conventional mesa type HB as described above.
An object of the present invention is to provide a method for manufacturing HBT that solves the problems of the method for manufacturing T and that can stop etching in the base layer with good reproducibility.

【0006】[0006]

【課題を解決するための手段】GaAs基板上に、エミ
ッタ領域となるAlGaAs層およびGaAs層、ベー
ス領域となるInGaAs層、およびコレクタ領域とな
るGaAs層を順次積層する工程と、コレクタ領域の一
部をHeとCCl22を含むガスを用いてエッチングす
る工程とを含むことを特徴とするHBTの製造方法であ
る。
A step of sequentially laminating an AlGaAs layer and a GaAs layer to be an emitter region, an InGaAs layer to be a base region, and a GaAs layer to be a collector region on a GaAs substrate, and a part of the collector region. And a step of etching with a gas containing He and CCl 2 F 2 .

【0007】[0007]

【作用】HeとCCl22を含むガスを用いて反応性イ
オンエッチングを行うと、AlGaAsおよびInGa
Asに対してGaAsが選択的にエッチングされる。す
なわち、HeとCCl22を含むガスを用いた反応性イ
オンエッチングによって、コレクタ領域となるGaAs
層はエッチングされ、ベース領域となるInGaAs層
はエッチングされない。したがって、ベース領域の表面
でエッチングが停止し、ベース領域の表面を再現性良く
露出させることができる。
When reactive ion etching is performed using a gas containing He and CCl 2 F 2 , AlGaAs and InGa are obtained.
GaAs is selectively etched with respect to As. That is, GaAs to be a collector region is formed by reactive ion etching using a gas containing He and CCl 2 F 2.
The layer is etched and the InGaAs layer serving as the base region is not etched. Therefore, etching stops at the surface of the base region, and the surface of the base region can be exposed with good reproducibility.

【0008】[0008]

【実施例】OMVPE法を用いて、図1に示すように、
n型導電性GaAs基板6の上に基板側から順にn+
GaAs(エミッタ電極取り出し層)1、n−AlGa
As(エミッタ領域)2、p−InGaAs(ベース領
域)3、n−GaAs(コレクタ領域)4、n+−Ga
As(キャップ層)5の順にエピタキシャル層を積層
し、n+−GaAs(エミッタ電極取り出し層)1、p
−InGaAs(ベース領域)3、n+−GaAs(キ
ャップ層)5の各層にエミッタ電極7、ベース電極8、
コレクタ電極9を形成した。
EXAMPLE Using the OMVPE method, as shown in FIG.
On the n-type conductive GaAs substrate 6, n + − in order from the substrate side.
GaAs (emitter electrode extraction layer) 1, n-AlGa
As (emitter region) 2, p-InGaAs (base region) 3, n-GaAs (collector region) 4, n + -Ga
An epitaxial layer is laminated in the order of As (cap layer) 5, and n + -GaAs (emitter electrode extraction layer) 1, p
-InGaAs (base region) 3 and n + -GaAs (cap layer) 5 each have an emitter electrode 7, a base electrode 8,
The collector electrode 9 was formed.

【0009】各層の厚みは、n+−GaAs(エミッタ
電極取り出し層)1は500nm、n−AlGaAs
(エミッタ領域)2は200nm、p−InGaAs
(ベース領域)3は100nm、n−GaAs(コレク
タ領域)4は500nm、n+−GaAs(キャップ
層)5は200nmとした。エミッタ領域2のAl組成
x(AlxGa1-xAs)は、図2(a)に示すように
厚み方向に変化させた。また、ベース領域3のIn組成
y(InyGa1-yAs)は、図2(b)に示すように
厚み方向に一定とした。
The thickness of each layer is 500 nm for n + -GaAs (emitter electrode extraction layer) 1 and n-AlGaAs
(Emitter region) 2 is 200 nm, p-InGaAs
The (base region) 3 was 100 nm, the n-GaAs (collector region) 4 was 500 nm, and the n + -GaAs (cap layer) 5 was 200 nm. The Al composition ratio x (Al x Ga 1-x As) of the emitter region 2 was changed in the thickness direction as shown in FIG. In addition, the In composition ratio y (In y Ga 1-y As) of the base region 3 was constant in the thickness direction as shown in FIG.

【0010】ベース電極形成の際の、n+−GaAs
(キャップ層)5およびn−GaAs(コレクタ領域)
4のエッチングは次のように行った。反応性イオンエッ
チング装置中にエピタキシャルウエハを置き、Heおよ
びCCl22をそれぞれ流量10SCCMおよび40S
CCMで供給した。装置内の圧力は5.0Paに保っ
た。120秒間の反応性イオンエッチングを行った結
果、エッチング深さは705nmとなり、厚み500n
mのn+−GaAs(キャップ層)5と厚み200nm
のn−GaAs(コレクタ領域)4が完全にエッチング
され、p−InGaAs(ベース領域)3の表面が露出
したことが確認できた。
N + -GaAs when forming the base electrode
(Cap layer) 5 and n-GaAs (collector region)
The etching of No. 4 was performed as follows. The epitaxial wafer is placed in a reactive ion etching apparatus, and He and CCl 2 F 2 are supplied at flow rates of 10 SCCM and 40 S, respectively.
Supplied by CCM. The pressure inside the device was maintained at 5.0 Pa. As a result of performing reactive ion etching for 120 seconds, the etching depth is 705 nm and the thickness is 500 n.
m n + -GaAs (cap layer) 5 and thickness 200 nm
It was confirmed that the n-GaAs (collector region) 4 was completely etched and the surface of the p-InGaAs (base region) 3 was exposed.

【0011】14枚のエピタキシャルウエハに上記のエ
ッチング方法を適用したところ、すべてのウエハについ
て良好なエッチング結果が得られ、各ウエハから作製し
たHBTはいずれも所望の特性を有していた。
When the above-mentioned etching method was applied to 14 epitaxial wafers, good etching results were obtained for all the wafers, and all the HBTs produced from each wafer had desired characteristics.

【0012】[0012]

【発明の効果】本発明によれば、厚みの薄いベース領域
において確実にエッチングを停止することが可能とな
り、メサ型HBTデバイス製造の歩留りを向上すること
が出来るという効果が有る。
According to the present invention, it is possible to reliably stop the etching in the thin base region, and it is possible to improve the production yield of the mesa type HBT device.

【図面の簡単な説明】[Brief description of drawings]

【図1】メサ型HBTの断面構造の一例を示す模式図で
ある。
FIG. 1 is a schematic diagram showing an example of a cross-sectional structure of a mesa-type HBT.

【図2】ベース領域およびエミッタ領域の厚み方向の混
晶組成比分布を示すグラフである。
FIG. 2 is a graph showing a mixed crystal composition ratio distribution in a thickness direction of a base region and an emitter region.

【符号の説明】[Explanation of symbols]

1:n+−GaAs(エミッタ電極取り出し層) 2:n−AlGaAs(エミッタ領域) 3:p−InGaAs(ベース領域) 4:n−GaAs(コレクタ領域) 5:n+−GaAs(キャップ層) 6:n型導電性GaAs基板 7:エミッタ電極 8:ベース電極 9:コレクタ電極1: n + -GaAs (emitter electrode extraction layer) 2: n-AlGaAs (emitter region) 3: p-InGaAs (base region) 4: n-GaAs (collector region) 5: n + -GaAs (cap layer) 6 : N-type conductive GaAs substrate 7: emitter electrode 8: base electrode 9: collector electrode

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 GaAs基板上に、エミッタ領域となる
AlGaAs層およびGaAs層、ベース領域となるI
nGaAs層、およびコレクタ領域となるGaAs層を
順次積層する工程と、コレクタ領域の一部をHeとCC
22を含むガスを用いてエッチングする工程とを含む
ことを特徴とするヘテロ接合バイポーラトランジスタの
製造方法。
1. An AlGaAs layer and a GaAs layer to be an emitter region and an I region to be a base region on a GaAs substrate.
A step of sequentially stacking an nGaAs layer and a GaAs layer serving as a collector region, and He and CC for a part of the collector region
and a step of etching using a gas containing 1 2 F 2 .
JP28106791A 1991-10-28 1991-10-28 Manufacture of heterojunction bipolar transistor Pending JPH05121429A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP28106791A JPH05121429A (en) 1991-10-28 1991-10-28 Manufacture of heterojunction bipolar transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP28106791A JPH05121429A (en) 1991-10-28 1991-10-28 Manufacture of heterojunction bipolar transistor

Publications (1)

Publication Number Publication Date
JPH05121429A true JPH05121429A (en) 1993-05-18

Family

ID=17633855

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28106791A Pending JPH05121429A (en) 1991-10-28 1991-10-28 Manufacture of heterojunction bipolar transistor

Country Status (1)

Country Link
JP (1) JPH05121429A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002319589A (en) * 2001-04-20 2002-10-31 Hitachi Ltd Semiconductor device and power amplifier comprising it

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002319589A (en) * 2001-04-20 2002-10-31 Hitachi Ltd Semiconductor device and power amplifier comprising it

Similar Documents

Publication Publication Date Title
JPH06333937A (en) Bipolar transistor
US4751195A (en) Method of manufacturing a heterojunction bipolar transistor
US5767540A (en) Hetero-junction bipolar transistor having AlGaAsP emitter layer underneath a base electrode
JP3294461B2 (en) Heterojunction bipolar transistor and manufacturing method thereof
EP0507434A2 (en) Method of making semiconductor devices
US5296389A (en) Method of fabricating a heterojunction bipolar transistor
JP3439578B2 (en) Semiconductor device and manufacturing method thereof
JP2851044B2 (en) Method for manufacturing semiconductor device
JP3565274B2 (en) Bipolar transistor
JPH10335345A (en) Heterojunction bipolar transistor and its manufacturing method
JPH05121429A (en) Manufacture of heterojunction bipolar transistor
JPH07106343A (en) Heterobipolar semiconductor device and manufacture thereof
JP2890729B2 (en) Bipolar transistor and method of manufacturing the same
JP2830409B2 (en) Bipolar transistor and method of manufacturing the same
JPH0536713A (en) Hetero junction bipolar transistor and manufacture thereof
CN209785942U (en) Heterojunction bipolar transistor
JPS59181060A (en) Semiconductor device
JP4092597B2 (en) Semiconductor device and manufacturing method thereof
JP2000058557A (en) Manufacture of hetero bipolar transistor and hetero bipolar transistor manufactured thereby
JPH07130754A (en) Hetero-junction bipolar transistor and its manufacture
JPH0536709A (en) Manufacture of semiconductor device
JPH0574813A (en) Compound semiconductor device
JPH0685239A (en) Manufacture of semiconductor device
JPH02188964A (en) Semiconductor device and manufacture thereof
JP3399673B2 (en) Heterojunction bipolar transistor and method of manufacturing the same