JPH05110399A - Multiplexer input changeover device - Google Patents
Multiplexer input changeover deviceInfo
- Publication number
- JPH05110399A JPH05110399A JP29630891A JP29630891A JPH05110399A JP H05110399 A JPH05110399 A JP H05110399A JP 29630891 A JP29630891 A JP 29630891A JP 29630891 A JP29630891 A JP 29630891A JP H05110399 A JPH05110399 A JP H05110399A
- Authority
- JP
- Japan
- Prior art keywords
- multiplexer
- multiplexers
- signals
- input
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Analogue/Digital Conversion (AREA)
- Electronic Switches (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は複数の入力信号を1つづ
つ切替選択して出力するマルチプレクサを用いたマルチ
プレクサ入力切替え装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multiplexer input switching device using a multiplexer for selectively selecting and outputting a plurality of input signals one by one.
【0002】[0002]
【従来の技術】制御システムや診断システムにおいて
は、制御対象や診断対象に設けられた多数のセンサ、ス
イッチ等から得られる多数のアナログやディジタルの入
力信号に基いてシステムの制御や診断を行うようにして
いる。上記多数の入力信号はデータロガーと呼ばれるデ
ータ収集装置により収集され、そこから制御装置や診断
装置の要求に応じて転送するように成されている。2. Description of the Related Art In a control system or a diagnostic system, it is necessary to control or diagnose the system based on a large number of analog or digital input signals obtained from a large number of sensors, switches, etc. provided on the controlled or diagnosed object. I have to. The large number of input signals are collected by a data collecting device called a data logger, and are transferred from there according to a request of a control device or a diagnostic device.
【0003】上記データ収集装置は、多数の入力信号の
うちのアナログ入力信号をA/D変換器でディジタルデ
ータに変換した後、ディジタル入力信号と共にRAMデ
ィスクやハードディスク等のメモリに蓄えるようにして
いる。従って、アナログ入力信号の点数が増えるとA/
D変換器の個数を増やさなければならず、回路が複雑化
すると共にコストアップとなる。The above data collecting device converts an analog input signal of a large number of input signals into digital data by an A / D converter, and then stores the digital data together with the digital input signal in a memory such as a RAM disk or a hard disk. . Therefore, if the number of analog input signals increases, A /
The number of D converters must be increased, which complicates the circuit and increases the cost.
【0004】このため、従来は図3に示すように、マル
チプレクサ21を用い、その入力端子211 〜21n に
加えられるアナログ入力信号をマルチプレクサ21によ
り順次に切替え選択して1つづつA/D変換器22に加
え、A/D変換されたディジタルデータをメモリ23に
蓄えるようにしている。For this reason, conventionally, as shown in FIG. 3, a multiplexer 21 is used, and analog input signals applied to its input terminals 21 1 to 21 n are sequentially switched and selected by the multiplexer 21 and are selected one by one. In addition to the converter 22, the A / D converted digital data is stored in the memory 23.
【0005】[0005]
【発明が解決しようとする課題】しかしながら、一般に
IC化されたマルチプレクサは図4に示すように切替時
間が存在し、切替え後、信号が安定した期間に信号を読
込んで出力するため、大量の入力信号を切替える場合は
非常に長い時間がかかることになる。このため、図3の
ようなデータ収集装置を大量の入力信号を持つ制御シス
テムや診断システムに用いると制御に支障をきたし、ま
た診断を迅速に行えなくなる等の問題があった。However, in general, an IC multiplexer has a switching time as shown in FIG. 4, and after switching, a signal is read and output in a stable period, so that a large amount of input is required. Switching signals can take a very long time. Therefore, when the data collecting device as shown in FIG. 3 is used for a control system or a diagnostic system having a large number of input signals, there are problems that control is hindered and diagnosis cannot be performed quickly.
【0006】なお、切替え時間が短く高速切替えが可能
なマルチプレクサがあるが、大量の入力信号を扱う高速
切替用マルチプレクサは高価であり、装置のコストアッ
プを招くことになる。Although there is a multiplexer capable of performing high-speed switching with a short switching time, a high-speed switching multiplexer that handles a large amount of input signals is expensive, which leads to an increase in the cost of the device.
【0007】本発明は上記のような問題を解決するため
になされたもので、大量の入力信号を高速に切替処理す
ることのできるマルチプレクサ入力切替装置を提供する
ことを目的としている。The present invention has been made to solve the above problems, and an object of the present invention is to provide a multiplexer input switching device which can switch a large amount of input signals at high speed.
【0008】[0008]
【課題を解決するための手段】本発明においては、それ
ぞれ複数の入力信号が加えられる第1の複数のマルチプ
レクサと、各マルチプレクサの出力信号が加えられる高
速切替え可能な第2のマルチプレクサとを設けると共
に、上記複数のマルチプレクサの1つ1つから1つづつ
所定の順序で信号を取り出して上記第2のマルチプレク
サに加え、この第2のマルチプレクサから所定の順序で
1つづつ信号を取り出す制御を行う制御手段を設けてい
る。According to the present invention, there are provided a first plurality of multiplexers to which a plurality of input signals are respectively applied, and a high-speed switchable second multiplexer to which an output signal of each multiplexer is added. , A control for taking out signals from the plurality of multiplexers one by one in a predetermined order, adding them to the second multiplexer, and taking out signals one by one in a predetermined order from the second multiplexer Means are provided.
【0009】[0009]
【作用】上記複数のマルチプレクサのうちの1つのマル
チプレクサから続けて2回以上信号が出力されることが
なく、個々のマルチプレクサの切替時間に他のマルチプ
レクサで信号の読込みが行われるので、全体として切替
時間が解消され、大量の入力信号の高速切替処理が可能
となる。The signal is not output from one of the plurality of multiplexers more than once in succession, and the signals are read by the other multiplexers at the switching time of each multiplexer, so that the switching is performed as a whole. Time is eliminated, and high-speed switching processing of a large amount of input signals becomes possible.
【0010】[0010]
【実施例】図1において、第1の複数のマルチプレクサ
として4つのマルチプレクサA、B、C、Dが設けられ
ている。各マルチプレクサA〜Dには、それぞれ4つの
入力端子、1,5,9,13・2,6,10,14・
3,7,11,15・4,8,12,16が設けられて
いる。なお、これらの入力端子に付した番号1〜16は
後述する信号の取り出し順序をも示している。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT In FIG. 1, four multiplexers A, B, C and D are provided as a first plurality of multiplexers. Each of the multiplexers A to D has four input terminals 1, 5, 9, 13, 2, 6, 10, 14 ,.
3,7,11,15,4,8,12,16 are provided. It should be noted that the numbers 1 to 16 attached to these input terminals also indicate the order of signal extraction described later.
【0011】上記マルチプレクサA〜Dから取り出され
た信号は第2のマルチプレクサとしての高速切替用マル
チプレクサEに加えられ、ここで1つづつ切替え選択さ
れて取り出され、A/D変換器17に加えられる。A/
D変換器17で変換されたディジタルデータはメモリ1
8に蓄えられる。The signals extracted from the multiplexers A to D are added to a high-speed switching multiplexer E as a second multiplexer, where they are selected and extracted one by one, and added to an A / D converter 17. .. A /
The digital data converted by the D converter 17 is stored in the memory 1
Stored in 8.
【0012】また、制御手段としてのマルチプレクサコ
ントローラ19は、マルチプレクサA〜Dの入力端子1
〜16に加えられる入力信号をこの順に出力させるよう
にこれらのマルチプレクサA〜Dを制御すると共に、マ
ルチプレクサEに加えられた信号を順次出力させるよう
にこのマルチプレクサEを制御し、さらにA/D変換器
17の動作をマルチプレクサEの切替えと同期して制御
する。Further, the multiplexer controller 19 as the control means has an input terminal 1 of the multiplexers A to D.
16 to 16 to control the multiplexers A to D so as to output the input signals applied in this order, and to control the multiplexer E to sequentially output the signals applied to the multiplexer E, and to perform A / D conversion. The operation of the device 17 is controlled in synchronization with the switching of the multiplexer E.
【0013】次に上記構成による動作について説明す
る。Next, the operation of the above configuration will be described.
【0014】マルチプレクサA〜Dの入力端子1〜16
には例えば、前述した制御対象や診断対象(図示せず)
からアナログ入力信号が加えられている。各マルチプレ
クサA〜Dはマルチプレクサコントローラ19の制御に
基づいて、入力端子1〜16に加えられる入力信号をこ
の順序で切替選択して1つづつ出力する。Input terminals 1 to 16 of the multiplexers A to D
Includes, for example, the above-mentioned control target and diagnosis target (not shown)
An analog input signal from is added. Under the control of the multiplexer controller 19, each of the multiplexers A to D switches the input signals applied to the input terminals 1 to 16 in this order and outputs them one by one.
【0015】即ち、先ず、マルチプレクサAが入力端子
1に加えられた入力信号を選択してマルチプレクサEに
加え、次にマルチプレクサBが入力端子2に加えられた
入力信号を選択してマルチプレクサEに加える。同様に
してマルチプレクサC、Dの順に入力端子3、4に加え
られた入力信号を選択してマルチプレクサEに加える。That is, first, the multiplexer A selects the input signal applied to the input terminal 1 and applies it to the multiplexer E, and then the multiplexer B selects the input signal applied to the input terminal 2 and applies it to the multiplexer E. . Similarly, the input signals applied to the input terminals 3 and 4 in the order of the multiplexers C and D are selected and added to the multiplexer E.
【0016】次に、マルチプレクサAに戻って入力端子
5に加えられた入力信号を選択してマルチプレクサEに
加え、次いでマルチプレクサB、C、Dの順に入力端子
6、7、8に加えられた入力信号を選択してマルチプレ
クサEに加える。Next, returning to the multiplexer A, the input signal applied to the input terminal 5 is selected and applied to the multiplexer E, and then the inputs applied to the input terminals 6, 7 and 8 in the order of the multiplexers B, C and D. Select signal and add to multiplexer E.
【0017】上述のようにして、入力端子1〜16に加
えられた信号が、この順に選択されてマルチプレクサE
に加えられる。マルチプレクサEはマルチプレクサA〜
Dから加えられる信号を順次1つづつ高速に切替選択し
てA/D変換器17に加える。As described above, the signals applied to the input terminals 1 to 16 are selected in this order and the multiplexer E is selected.
Added to. The multiplexer E is the multiplexer A to
The signals added from D are sequentially switched and selected one by one at high speed and added to the A / D converter 17.
【0018】図2はマルチプレクサA〜Dの入力信号の
読込みと切替時間とを示すタイミングチャートであり、
、、・・・・・で示す各信号は入力端子1〜16
の入力信号と対応している。この図2から明らかなよう
に、同一のマルチプレクサから続けて2回以上信号が取
り出されることがなく、1つのマルチプレクサの切替時
間に他のマルチプレクサで読込みが行われている。この
ためマルチプレクサA〜Dの相互間で切替時間が吸収さ
れ、全体として切替時間は略ゼロとなる。FIG. 2 is a timing chart showing the reading and switching time of the input signals of the multiplexers A to D.
, ... are the input terminals 1 to 16
It corresponds to the input signal of. As is apparent from FIG. 2, signals are not taken out from the same multiplexer twice or more in succession, and reading is performed by another multiplexer during the switching time of one multiplexer. Therefore, the switching time is absorbed between the multiplexers A to D, and the switching time becomes almost zero as a whole.
【0019】この結果、マルチプレクサEからは図2の
信号、、・・・がマルチプレクサA〜Dの切替周
期より短い周期で順次取り出され、入力信号の高速切替
処理が実現される。この場合、高速切替用マルチプレク
サEとしては、4入力端子のものを用いればよいので、
16入力端子のものを用いる場合よりも安価に実現でき
る。As a result, the signals of FIG. 2, ... Are sequentially extracted from the multiplexer E in a cycle shorter than the switching cycle of the multiplexers A to D, and high-speed switching processing of the input signal is realized. In this case, since the multiplexer E for high speed switching may have a 4-input terminal,
It can be realized at a lower cost than the case of using 16 input terminals.
【0020】なお、本実施例では入力信号が16個の場
合について述べたが、より多数の入力信号を扱う場合
は、マルチプレクサA〜D及びそれらの入力端子1〜1
6の数を増やすと共に、それに応じて入力端子の多い高
速切替用マルチプレクサEを用いることになる。In this embodiment, the case where the number of input signals is 16 has been described. However, when handling a larger number of input signals, the multiplexers A to D and their input terminals 1 to 1 are used.
As the number of 6 is increased, the high speed switching multiplexer E having many input terminals is used accordingly.
【0021】また、本実施例は本発明をデータ収集装置
に適用した場合について述べたが、本発明は一般的には
多数の入力信号の高速切替えを行う場合に用いることが
できる。Further, although the present embodiment has been described with respect to the case where the present invention is applied to the data collecting device, the present invention can be generally used when performing high-speed switching of a large number of input signals.
【0022】[0022]
【発明の効果】本発明によれば、複数のマルチプレクサ
と高速切替えを行うマルチプレクサとの2段構成とした
ので、多数の入力信号の高速切替処理を、多数の入力端
子を持つ高速切替用マルチプレクサを用いることなく安
価に実現することができる。また本発明をデータ収集装
置に用いる場合は、多数のA/D変換器を用いる必要が
なく、1つのA/D変換器を用いながら、データの収集
を高速に行うことのできる装置が得られる。According to the present invention, since a plurality of multiplexers and a multiplexer for performing high-speed switching are provided in a two-stage configuration, a high-speed switching multiplexer having a large number of input terminals can be used for high-speed switching processing of a large number of input signals. It can be realized inexpensively without using it. When the present invention is applied to a data acquisition device, it is not necessary to use a large number of A / D converters, and a device that can collect data at high speed can be obtained while using one A / D converter. ..
【図1】本発明の実施例のブロック図である。FIG. 1 is a block diagram of an embodiment of the present invention.
【図2】実施例の動作を示すタイミングチャートであ
る。FIG. 2 is a timing chart showing the operation of the embodiment.
【図3】従来のデータ収集装置のブロック図である。FIG. 3 is a block diagram of a conventional data collection device.
【図4】マルチプレクサの動作を示すタイミングチャー
トである。FIG. 4 is a timing chart showing the operation of the multiplexer.
A〜D マルチプレクサ(第1の複数のマルチプレク
サ) E マルチプレクサ(第2のマルチプレクサ) 1〜16 入力端子 19 マルチプレクサコントローラ(制御手段)A to D multiplexers (first plurality of multiplexers) E multiplexers (second multiplexers) 1 to 16 input terminals 19 multiplexer controller (control means)
───────────────────────────────────────────────────── フロントページの続き (72)発明者 芹川 和教 大分県別府市上田ノ湯町3−8 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Kazunori Serikawa 3-8 Uedanoyu-cho, Beppu City, Oita Prefecture
Claims (1)
1の複数のマルチプレクサと、 上記第1の複数のマルチプレクサの出力信号が加えら
れ、この第1の複数のマルチプレクサより速い切替動作
を行う第2のマルチプレクサと、 上記第1の複数のマルチプレクサを1つづつ所定の順序
で制御して各マルチプレクサから1つづつ信号を出力さ
せると共に上記第2のマルチプレクサを制御して所定の
順序で1つづつ信号を出力させる制御手段とを備えたマ
ルチプレクサ入力切替装置。1. A second plurality of multiplexers to which a plurality of input signals are respectively applied, and an output signal of the first plurality of multiplexers are added, and a second switching operation is performed faster than the first plurality of multiplexers. And the first plurality of multiplexers are controlled one by one in a predetermined order so that each multiplexer outputs a signal one by one, and the second multiplexer is controlled to control one signal in a predetermined order. A multiplexer input switching device comprising:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP29630891A JPH05110399A (en) | 1991-10-16 | 1991-10-16 | Multiplexer input changeover device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP29630891A JPH05110399A (en) | 1991-10-16 | 1991-10-16 | Multiplexer input changeover device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH05110399A true JPH05110399A (en) | 1993-04-30 |
Family
ID=17831869
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP29630891A Pending JPH05110399A (en) | 1991-10-16 | 1991-10-16 | Multiplexer input changeover device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH05110399A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001244814A (en) * | 2000-02-28 | 2001-09-07 | Shimadzu Corp | Data gathering system of multi-channel detector |
WO2006054365A1 (en) * | 2004-11-22 | 2006-05-26 | Test Research Laboratories Inc. | Multiplexer circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0315372A (en) * | 1989-04-19 | 1991-01-23 | Sunkist Growers Inc | Enzymatic peeling method for fresh citrus fruit |
-
1991
- 1991-10-16 JP JP29630891A patent/JPH05110399A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0315372A (en) * | 1989-04-19 | 1991-01-23 | Sunkist Growers Inc | Enzymatic peeling method for fresh citrus fruit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001244814A (en) * | 2000-02-28 | 2001-09-07 | Shimadzu Corp | Data gathering system of multi-channel detector |
WO2006054365A1 (en) * | 2004-11-22 | 2006-05-26 | Test Research Laboratories Inc. | Multiplexer circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4441183A (en) | Apparatus for testing digital and analog circuits | |
JPH05110399A (en) | Multiplexer input changeover device | |
JP2828215B2 (en) | Signal switching output circuit | |
US5103417A (en) | Digital multi-channel counter method and apparatus to reduce counting hardware | |
JP2743852B2 (en) | Integral signal detection circuit | |
JPH0315372B2 (en) | ||
SU1656467A1 (en) | Multichannel analog signal recording system | |
JP2885278B2 (en) | Semiconductor logic device and semiconductor logic circuit inspection method | |
JPS63157275A (en) | Image forming device | |
JPH0710476Y2 (en) | Multi-point measuring device | |
SU1203554A1 (en) | Pattern recognition device | |
SU758002A1 (en) | Multichannel digital frequency selective device | |
SU1170371A1 (en) | Cardiosignal spectrum analyzer | |
JP3842329B2 (en) | A / D converter | |
JPH02181516A (en) | Test circuit for counter | |
JPH09246928A (en) | Multiplexer | |
JPS61125700A (en) | Measuring input unit | |
RU2068577C1 (en) | Method for measuring signatures and device which implements said method | |
JPH0362698A (en) | Data collector for multi-channel detector | |
JPS58159023A (en) | Analog-digital converting circuit | |
SU1114983A1 (en) | Device for analysis of non-periodic pulse signal shape | |
SU1700561A1 (en) | Information input device | |
JPH0664517B2 (en) | Hold type analog input data acquisition method | |
JPH02300825A (en) | Scan control system | |
RU1790780C (en) | Device for inputting data from the transducers |