JPH0477939B2 - - Google Patents

Info

Publication number
JPH0477939B2
JPH0477939B2 JP60117009A JP11700985A JPH0477939B2 JP H0477939 B2 JPH0477939 B2 JP H0477939B2 JP 60117009 A JP60117009 A JP 60117009A JP 11700985 A JP11700985 A JP 11700985A JP H0477939 B2 JPH0477939 B2 JP H0477939B2
Authority
JP
Japan
Prior art keywords
address
bus
comparison
bits
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60117009A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61273656A (ja
Inventor
Osamu Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11700985A priority Critical patent/JPS61273656A/ja
Publication of JPS61273656A publication Critical patent/JPS61273656A/ja
Publication of JPH0477939B2 publication Critical patent/JPH0477939B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
JP11700985A 1985-05-30 1985-05-30 デ−タ転送制御方式 Granted JPS61273656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11700985A JPS61273656A (ja) 1985-05-30 1985-05-30 デ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11700985A JPS61273656A (ja) 1985-05-30 1985-05-30 デ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS61273656A JPS61273656A (ja) 1986-12-03
JPH0477939B2 true JPH0477939B2 (https=) 1992-12-09

Family

ID=14701199

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11700985A Granted JPS61273656A (ja) 1985-05-30 1985-05-30 デ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS61273656A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05225042A (ja) * 1992-02-14 1993-09-03 Fujitsu Ltd アドレス変換制御回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5713561A (en) * 1980-06-27 1982-01-23 Hitachi Ltd Memory device
JPS584465A (ja) * 1981-06-30 1983-01-11 Fujitsu Ltd アドレス制御方式
JPS58213321A (ja) * 1982-06-03 1983-12-12 Omron Tateisi Electronics Co デ−タ転送方法

Also Published As

Publication number Publication date
JPS61273656A (ja) 1986-12-03

Similar Documents

Publication Publication Date Title
US4340932A (en) Dual mapping memory expansion unit
US4511964A (en) Dynamic physical memory mapping and management of independent programming environments
US4158227A (en) Paged memory mapping with elimination of recurrent decoding
US6978338B2 (en) PCI extended function interface and PCI device using the same
US5581787A (en) Processing system and method for allocating address space among adapters using slot ID and address information unique to the adapter's group
US4675813A (en) Program assignable I/O addresses for a computer
US4695948A (en) Bus to bus converter using a RAM for multiple address mapping
KR900002894B1 (ko) 어드레스 변환을 사용한 데이타 처리 시스템
US4992976A (en) Method of allocating board slot numbers with altering software
US6625673B1 (en) Method for assigning addresses to input/output devices
JPH01298457A (ja) コンピュータシステム
JPH0477939B2 (https=)
KR960018940A (ko) 브리지 및 컴퓨터 시스템
JPH0731666B2 (ja) プロセッサ間通信方式
MXPA01008933A (es) Metodo y aparato para la transferencia de bloques de datos.
JP2503059B2 (ja) 異種バス間接続装置
SU1417003A1 (ru) Устройство адресации оперативной пам ти
JPH09259069A (ja) アドレス変換装置
EP0424889A2 (en) A memory management system for reallocating memory space based on data set in registers
JPH01277946A (ja) ワード長可変記憶装置
JPH06309223A (ja) メモリインタリーブ機能を持つ記憶装置
JPS6143367A (ja) レジスタ制御方式
JP2612715B2 (ja) アドレスバス制御装置
JPH02166547A (ja) 情報処理装置
JPH0512102A (ja) メモリ制御装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees