JPH0451153U - - Google Patents

Info

Publication number
JPH0451153U
JPH0451153U JP1990092849U JP9284990U JPH0451153U JP H0451153 U JPH0451153 U JP H0451153U JP 1990092849 U JP1990092849 U JP 1990092849U JP 9284990 U JP9284990 U JP 9284990U JP H0451153 U JPH0451153 U JP H0451153U
Authority
JP
Japan
Prior art keywords
chips
chip
semiconductor device
same
packaged
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990092849U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990092849U priority Critical patent/JPH0451153U/ja
Publication of JPH0451153U publication Critical patent/JPH0451153U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Wire Bonding (AREA)
JP1990092849U 1990-09-03 1990-09-03 Pending JPH0451153U (US06589383-20030708-C00041.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990092849U JPH0451153U (US06589383-20030708-C00041.png) 1990-09-03 1990-09-03

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990092849U JPH0451153U (US06589383-20030708-C00041.png) 1990-09-03 1990-09-03

Publications (1)

Publication Number Publication Date
JPH0451153U true JPH0451153U (US06589383-20030708-C00041.png) 1992-04-30

Family

ID=31829620

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990092849U Pending JPH0451153U (US06589383-20030708-C00041.png) 1990-09-03 1990-09-03

Country Status (1)

Country Link
JP (1) JPH0451153U (US06589383-20030708-C00041.png)

Similar Documents

Publication Publication Date Title
JPH0451153U (US06589383-20030708-C00041.png)
JPS6422046U (US06589383-20030708-C00041.png)
JPH03128947U (US06589383-20030708-C00041.png)
JPS6444646U (US06589383-20030708-C00041.png)
JPH0313754U (US06589383-20030708-C00041.png)
JPH024258U (US06589383-20030708-C00041.png)
JPH0474455U (US06589383-20030708-C00041.png)
JPH0254248U (US06589383-20030708-C00041.png)
JPH0472627U (US06589383-20030708-C00041.png)
JPH048433U (US06589383-20030708-C00041.png)
JPH0474463U (US06589383-20030708-C00041.png)
JPH03117847U (US06589383-20030708-C00041.png)
JPH01139441U (US06589383-20030708-C00041.png)
JPS5856446U (ja) 樹脂封止半導体装置
JPH0345656U (US06589383-20030708-C00041.png)
JPH01104720U (US06589383-20030708-C00041.png)
JPH0420234U (US06589383-20030708-C00041.png)
JPH044767U (US06589383-20030708-C00041.png)
JPH0332425U (US06589383-20030708-C00041.png)
JPH0444145U (US06589383-20030708-C00041.png)
JPH02739U (US06589383-20030708-C00041.png)
JPS6312844U (US06589383-20030708-C00041.png)
JPH0463157U (US06589383-20030708-C00041.png)
JPH02138435U (US06589383-20030708-C00041.png)
JPH01123359U (US06589383-20030708-C00041.png)