JPH04180640A - Method of wiring semiconductor element - Google Patents
Method of wiring semiconductor elementInfo
- Publication number
- JPH04180640A JPH04180640A JP2309711A JP30971190A JPH04180640A JP H04180640 A JPH04180640 A JP H04180640A JP 2309711 A JP2309711 A JP 2309711A JP 30971190 A JP30971190 A JP 30971190A JP H04180640 A JPH04180640 A JP H04180640A
- Authority
- JP
- Japan
- Prior art keywords
- terminals
- chip
- conductors
- coupling board
- board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 239000004020 conductor Substances 0.000 abstract 4
- 230000001808 coupling Effects 0.000 abstract 4
- 238000010168 coupling process Methods 0.000 abstract 4
- 238000005859 coupling reaction Methods 0.000 abstract 4
- 238000007906 compression Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
Abstract
PURPOSE: To wire a semiconductor element by one time of wiring operations by putting a coupling board with provided conductors on a chip and sticking the electrode terminals and lead terminals of the chip to the conductors of the coupling board.
CONSTITUTION: Conductors 2 for connecting electrode terminals 4 of a chip 3 to lead terminals 5 of a package are printed on the lower surface of a coupling board 1 at locations for connecting the terminals 4 and 5 to each other. A plurality of terminals 4 and 5 are wired at once by putting the coupling board 1 on the chip 3, an chip island 6, and terminals 5 after positioning the board 1 and connecting the conductors 2 to the terminals 4 and 5 by ultrasonic compression bonding, etc.
COPYRIGHT: (C)1992,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2309711A JPH04180640A (en) | 1990-11-15 | 1990-11-15 | Method of wiring semiconductor element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2309711A JPH04180640A (en) | 1990-11-15 | 1990-11-15 | Method of wiring semiconductor element |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04180640A true JPH04180640A (en) | 1992-06-26 |
Family
ID=17996373
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2309711A Pending JPH04180640A (en) | 1990-11-15 | 1990-11-15 | Method of wiring semiconductor element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH04180640A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002086970A3 (en) * | 2001-04-18 | 2003-05-30 | Toshiba Kk | Semiconductor device and method of manufacturing the same |
JP2008172120A (en) * | 2007-01-15 | 2008-07-24 | Sharp Corp | Power module |
-
1990
- 1990-11-15 JP JP2309711A patent/JPH04180640A/en active Pending
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002086970A3 (en) * | 2001-04-18 | 2003-05-30 | Toshiba Kk | Semiconductor device and method of manufacturing the same |
US6903450B2 (en) | 2001-04-18 | 2005-06-07 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US7230322B2 (en) | 2001-04-18 | 2007-06-12 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US7364950B2 (en) | 2001-04-18 | 2008-04-29 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
CN100418217C (en) * | 2001-04-18 | 2008-09-10 | 株式会社东芝 | Semiconductor device and method of manufacturing same |
JP2008172120A (en) * | 2007-01-15 | 2008-07-24 | Sharp Corp | Power module |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH02174255A (en) | Semiconductor integrated circuit | |
JPH01228142A (en) | Method and device for laser bonding | |
JPH02187054A (en) | Construction of hybrid integrated circuit | |
JPH04273451A (en) | Semiconductor device | |
JPS63258050A (en) | Semiconductor device | |
JPH03116860A (en) | Semiconductor device | |
JPH04180640A (en) | Method of wiring semiconductor element | |
JPH01241140A (en) | Tape bonding package | |
JPH04144269A (en) | Hybrid integrated circuit device | |
JPH04142073A (en) | Semiconductor device | |
JPH02271561A (en) | Resin-sealed semiconductor device | |
JPH02229461A (en) | Semiconductor device | |
EP1069608A4 (en) | Method of wire bonding, semiconductor device, circuit board, electronic device and wire bonder | |
JPH0237729A (en) | Manufacture of semiconductor device | |
JPH0232547A (en) | Semiconductor packaging device | |
JPH04107964A (en) | Semiconductor ic device | |
JPS6356950A (en) | Composite integrated circuit device | |
JPH03163858A (en) | Resin-sealed semiconductor device | |
JPH04142042A (en) | Manufacture of semiconductor device | |
JPS6345842A (en) | Plastic package | |
JPH04146659A (en) | Semiconductor device and manufacture thereof | |
JPS63100760A (en) | Package for semiconductor device | |
JPH04164352A (en) | Hybrid integrated circuit device | |
JPH04352443A (en) | Method of connecting semiconductor chip to lead frame | |
JPH0357233A (en) | Manufacture of semiconductor device |