JPH038124B2 - - Google Patents
Info
- Publication number
- JPH038124B2 JPH038124B2 JP26857785A JP26857785A JPH038124B2 JP H038124 B2 JPH038124 B2 JP H038124B2 JP 26857785 A JP26857785 A JP 26857785A JP 26857785 A JP26857785 A JP 26857785A JP H038124 B2 JPH038124 B2 JP H038124B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- pulse
- input
- pulse detection
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 46
- 230000015654 memory Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000717 retained effect Effects 0.000 description 2
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26857785A JPS61142822A (ja) | 1985-11-29 | 1985-11-29 | パルス計数回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26857785A JPS61142822A (ja) | 1985-11-29 | 1985-11-29 | パルス計数回路 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12076878A Division JPS5547736A (en) | 1978-09-30 | 1978-09-30 | Pulse count circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61142822A JPS61142822A (ja) | 1986-06-30 |
| JPH038124B2 true JPH038124B2 (enrdf_load_html_response) | 1991-02-05 |
Family
ID=17460455
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP26857785A Granted JPS61142822A (ja) | 1985-11-29 | 1985-11-29 | パルス計数回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61142822A (enrdf_load_html_response) |
-
1985
- 1985-11-29 JP JP26857785A patent/JPS61142822A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61142822A (ja) | 1986-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3947697A (en) | Synchronizing circuit including two flip-flops and circuit means to protect a synchronized signal from an unstable state of the flip-flops | |
| US4502117A (en) | DMA Bus load varying unit | |
| JP3322893B2 (ja) | マイクロコンピュータ | |
| JPH0754466B2 (ja) | デ−タソ−スシステム | |
| JP3099927B2 (ja) | マイクロコンピュータ | |
| JPH038124B2 (enrdf_load_html_response) | ||
| JP2625249B2 (ja) | フレーム検出回路 | |
| JPH0483425A (ja) | パルス発生回路 | |
| JPS58182924A (ja) | 信号発生回路 | |
| JP2517943B2 (ja) | タイマ装置 | |
| JPH0516535Y2 (enrdf_load_html_response) | ||
| JP2816745B2 (ja) | タイマ出力装置 | |
| JP2794441B2 (ja) | Pwm制御装置 | |
| JP2557785Y2 (ja) | シングルチップマイクロコンピュータ | |
| JP2514695B2 (ja) | ダイナミックramのリフレッシュ制御装置 | |
| JPH01123329A (ja) | 割込み回路 | |
| JPS6233394Y2 (enrdf_load_html_response) | ||
| JP3144811B2 (ja) | 監視タイマ回路 | |
| JPH01216626A (ja) | パルス計数回路 | |
| JPH038005A (ja) | タイマ制御方式 | |
| JPH04225432A (ja) | ワンチップ・マイクロコンピュータの割り込み処理時間管理方式 | |
| JPH0224575A (ja) | パルス幅計測回路 | |
| JPH0544684B2 (enrdf_load_html_response) | ||
| JPS62113245A (ja) | シグナルプロセサの動作監視装置 | |
| JPS61269737A (ja) | タイマ割り込み補正回路 |