JPH0356017B2 - - Google Patents

Info

Publication number
JPH0356017B2
JPH0356017B2 JP58079187A JP7918783A JPH0356017B2 JP H0356017 B2 JPH0356017 B2 JP H0356017B2 JP 58079187 A JP58079187 A JP 58079187A JP 7918783 A JP7918783 A JP 7918783A JP H0356017 B2 JPH0356017 B2 JP H0356017B2
Authority
JP
Japan
Prior art keywords
current switch
transistor
emitter
logic level
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58079187A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58205334A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS58205334A publication Critical patent/JPS58205334A/ja
Publication of JPH0356017B2 publication Critical patent/JPH0356017B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806—Interface arrangements
    • H03K19/01812—Interface arrangements with at least one differential stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Amplifiers (AREA)
JP58079187A 1982-05-07 1983-05-06 論理レベル変換回路 Granted JPS58205334A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3217237.0 1982-05-07
DE19823217237 DE3217237A1 (de) 1982-05-07 1982-05-07 Schaltungsanordnung zur pegelumsetzung

Publications (2)

Publication Number Publication Date
JPS58205334A JPS58205334A (ja) 1983-11-30
JPH0356017B2 true JPH0356017B2 (instruction) 1991-08-27

Family

ID=6163026

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58079187A Granted JPS58205334A (ja) 1982-05-07 1983-05-06 論理レベル変換回路

Country Status (5)

Country Link
US (1) US4607177A (instruction)
EP (1) EP0093996B1 (instruction)
JP (1) JPS58205334A (instruction)
AT (1) ATE16746T1 (instruction)
DE (2) DE3217237A1 (instruction)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4533842A (en) * 1983-12-01 1985-08-06 Advanced Micro Devices, Inc. Temperature compensated TTL to ECL translator
US4814646A (en) * 1985-03-22 1989-03-21 Monolithic Memories, Inc. Programmable logic array using emitter-coupled logic
JPH0763139B2 (ja) * 1985-10-31 1995-07-05 日本電気株式会社 レベル変換回路
US4692641A (en) * 1986-02-13 1987-09-08 Burr-Brown Corporation Level shifting circuitry for serial-to-parallel converter
US4771191A (en) * 1987-02-03 1988-09-13 Julio Estrada TTL to ECL translator
JPS63302620A (ja) * 1987-06-03 1988-12-09 Toshiba Corp 出力回路
KR900006047B1 (ko) * 1987-07-07 1990-08-20 삼성전자 주식회사 전압 레벨 변환기
EP0329793B1 (en) * 1987-07-29 1995-10-25 Fujitsu Limited High-speed electronic circuit having a cascode configuration
US5510745A (en) * 1987-07-29 1996-04-23 Fujitsu Limited High-speed electronic circuit having a cascode configuration
US5013941A (en) * 1989-08-17 1991-05-07 National Semiconductor Corporation TTL to ECL/CML translator circuit
US4945263A (en) * 1989-08-23 1990-07-31 National Semiconductor Corporation TTL to ECL/CML translator circuit with differential output
US4978871A (en) * 1989-08-31 1990-12-18 Analog Devices, Inc. Level shift circuit for converting a signal referenced to a positive voltage to a signal referenced to a lower voltage
US5045729A (en) * 1989-11-15 1991-09-03 National Semiconductor Corporation TTL/ECL translator circuit
US4973863A (en) * 1989-12-28 1990-11-27 Eastman Kodak Company TTL-ECL interface circuit
US5008570A (en) * 1990-03-30 1991-04-16 The United States Of America As Represented By The Secretary Of The Air Force Schmitt-triggered TTL to CML input buffer apparatus
US5276361A (en) * 1991-11-25 1994-01-04 Ncr Corporation TTL compatible input buffer

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1594389A (instruction) * 1967-12-20 1970-06-01
US3787737A (en) * 1969-05-21 1974-01-22 Nippon Telephone High speed/logic circuit
US3688127A (en) * 1971-03-29 1972-08-29 Xerox Data Systems Inc Digital circuit logic
US3755693A (en) * 1971-08-30 1973-08-28 Rca Corp Coupling circuit
JPS4893251A (instruction) * 1972-03-10 1973-12-03
US3959666A (en) * 1974-07-01 1976-05-25 Honeywell Information Systems, Inc. Logic level translator
US4356409A (en) * 1979-06-29 1982-10-26 Hitachi, Ltd. Level conversion circuit
US4357548A (en) * 1980-05-30 1982-11-02 Rca Corporation Circuit arrangement using emitter coupled logic and integrated injection logic
US4533842A (en) * 1983-12-01 1985-08-06 Advanced Micro Devices, Inc. Temperature compensated TTL to ECL translator

Also Published As

Publication number Publication date
US4607177A (en) 1986-08-19
DE3361338D1 (en) 1986-01-09
EP0093996B1 (de) 1985-11-27
ATE16746T1 (de) 1985-12-15
EP0093996A1 (de) 1983-11-16
JPS58205334A (ja) 1983-11-30
DE3217237A1 (de) 1983-11-10

Similar Documents

Publication Publication Date Title
US4533842A (en) Temperature compensated TTL to ECL translator
US4629913A (en) Circuit arrangement for converting ECL-logic signals to TTL-logic signals
JPH0356017B2 (instruction)
US4540900A (en) Reduced swing latch circuit utilizing gate current proportional to temperature
JPS63501914A (ja) 温度補償付ｃｍｏｓ−ｅｃｌロジツク・レベル変換器
US4112314A (en) Logical current switch
JPS635923B2 (instruction)
US4599521A (en) Bias circuit with voltage and temperature compensation for an emitter coupled logic circuit
JPH03231455A (ja) 半導体集積回路
JPH0473806B2 (instruction)
JPH082010B2 (ja) 電流伝達回路
EP0316884A2 (en) Schmitt trigger circuit
US4967106A (en) Emitter-coupled logic circuit
US4871929A (en) ECL logic gate
US5162676A (en) Circuit having level converting circuit for converting logic level
JPS6252486B2 (instruction)
US5446400A (en) GTL compatible BICMOS input stage
EP0366294A2 (en) TTL-ECL level converting circuit
US5656927A (en) Circuit arrangement for generating a bias potential
JP2674344B2 (ja) レベル変換回路
EP0085624B1 (en) Schottky shunt integrated injection logic circuit
JP3052344B2 (ja) サンプルホールド回路
JPH03147421A (ja) 半導体集積回路装置
US6114908A (en) Bipolar impedance converter circuit
JP2827743B2 (ja) 半導体集積回路装置