JPH0346071A - Method for displaying respective data to form wiring route of printed circuit board - Google Patents
Method for displaying respective data to form wiring route of printed circuit boardInfo
- Publication number
- JPH0346071A JPH0346071A JP1180827A JP18082789A JPH0346071A JP H0346071 A JPH0346071 A JP H0346071A JP 1180827 A JP1180827 A JP 1180827A JP 18082789 A JP18082789 A JP 18082789A JP H0346071 A JPH0346071 A JP H0346071A
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit board
- printed circuit
- layer
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 abstract 2
Abstract
PURPOSE: To easily perform the design of a printed circuit board by displaying a conductor circuit or a through hole superimposed at each layer on the same screen by shifting a little.
CONSTITUTION: An offset item is newly provided at wiring data to perform picture display so as not to hide data in each layer, and display is performed by applying offset on superimposed data. When the conductor circuit and the through hole are displayed comprehensively on the same screen based on, for example, the data in figure, the data of one layer is displayed on the screen in such a state where the offset is applied on the data inputted later. Thereby, it is possible to perform the design of the printed circuit board easily and with high efficiency by using simplified facility in the unconnected wiring processing of automatic wiring CAD or design CAD performed with direct input by using a picture.
COPYRIGHT: (C)1991,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1180827A JP2832618B2 (en) | 1989-07-13 | 1989-07-13 | Display method of each data for forming wiring route of printed wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1180827A JP2832618B2 (en) | 1989-07-13 | 1989-07-13 | Display method of each data for forming wiring route of printed wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0346071A true JPH0346071A (en) | 1991-02-27 |
JP2832618B2 JP2832618B2 (en) | 1998-12-09 |
Family
ID=16090052
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1180827A Expired - Lifetime JP2832618B2 (en) | 1989-07-13 | 1989-07-13 | Display method of each data for forming wiring route of printed wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2832618B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5642286A (en) * | 1994-11-30 | 1997-06-24 | Fujitsu Limited | Wiring CAD apparatus |
-
1989
- 1989-07-13 JP JP1180827A patent/JP2832618B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5642286A (en) * | 1994-11-30 | 1997-06-24 | Fujitsu Limited | Wiring CAD apparatus |
Also Published As
Publication number | Publication date |
---|---|
JP2832618B2 (en) | 1998-12-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0138535A1 (en) | Visual display logic simulation system | |
JPH04281516A (en) | Device for sharing display and method for the same | |
JPH0346071A (en) | Method for displaying respective data to form wiring route of printed circuit board | |
JPS63271673A (en) | Three-dimensional display device | |
JPS6337785A (en) | Video display device | |
JPS6453268A (en) | Image display control device | |
JPH01234927A (en) | Personal computer | |
JPS58219665A (en) | Designing method of electronic circuit board | |
JPS6022228A (en) | Corresponding method between input display and output display of computer | |
JPH02139670A (en) | Printed board cad system | |
JPS61115173A (en) | Preparation processing device of substrate artwork data | |
JPH02194373A (en) | Method for displaying simulation result | |
JPH04123538A (en) | Fading simulator | |
JPH04175879A (en) | Printed circuit board cad device | |
JPS63175706A (en) | Printed circuit board inspecting instrument | |
JPS63285633A (en) | Information processing system | |
JPH03121600A (en) | Method for determining geographically optimum route | |
JPH04114194A (en) | Method for displaying wiring pattern for printed board | |
JPH01199490A (en) | Dialogical type arrangement system | |
JPH03141796A (en) | Plural-face display system for display board | |
JPH02236472A (en) | Device and method for displaying logical circuit | |
JPH043025A (en) | Connecting structure for display panel | |
JPH02194353A (en) | Automatic solder bridge inspecting device for circuit board | |
JPS63191273A (en) | Pattern selecting method | |
JPH0196713A (en) | Character data display system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081002 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091002 Year of fee payment: 11 |
|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091002 Year of fee payment: 11 |