JPH0344243A - Channel system changeover control system - Google Patents
Channel system changeover control systemInfo
- Publication number
- JPH0344243A JPH0344243A JP1181206A JP18120689A JPH0344243A JP H0344243 A JPH0344243 A JP H0344243A JP 1181206 A JP1181206 A JP 1181206A JP 18120689 A JP18120689 A JP 18120689A JP H0344243 A JPH0344243 A JP H0344243A
- Authority
- JP
- Japan
- Prior art keywords
- monitor
- switching
- circuit
- systems
- standby
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000003780 insertion Methods 0.000 claims abstract description 6
- 230000037431 insertion Effects 0.000 claims abstract description 6
- 238000000605 extraction Methods 0.000 claims abstract description 4
- 238000004891 communication Methods 0.000 claims description 9
- 238000000034 method Methods 0.000 claims description 4
- 238000012546 transfer Methods 0.000 claims description 4
- 239000000284 extract Substances 0.000 claims description 3
- 238000001514 detection method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 239000000872 buffer Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はデジタル交換システムの通話路系切替制御方式
に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a communication line switching control method for a digital switching system.
従来のデジタル交換システムの通話路は同期転送モード
(以下8TM)方式のものであり、すべての呼は同期さ
れたフレーム内のタイムスロットを割り当てられてかり
、同期して呼を入替えることによシ交換処理を行なって
いる。従って、定期保守等により予備の通話路に切り替
えるときも単に同期信号に合わせて切υ替えればよかっ
た。The communication paths of conventional digital switching systems are of the synchronous transfer mode (8TM) system, in which all calls are assigned time slots within a synchronized frame, and calls are exchanged synchronously. Exchange processing is in progress. Therefore, when switching to a backup communication path due to periodic maintenance or the like, it was sufficient to simply switch in accordance with the synchronization signal.
上述した従来の8TM方式スイッチネットワークの通話
路系切替制御方式は、短いブロック(セル)に分割され
た呼を非同期で通す非同期転送モード(以下ATM)方
式スイッチネットワークの通話路には使用できない。ま
た、ATM方式では150 M b/sクラスの高速動
作を行なうこと、スイッチ内でセルフルーティングを行
なうことによる他のセルとの衝突を避けるためのバ、フ
ァ等を有すること、部品のばらつき、スイッチ内の線長
等を両系で等しくすることが困難なことなどにより予備
系の通話路を現用系の通話路と全く同じ状態(同期の状
態)にすることは困難であり、同期して予備系へ切り替
えることは不可能であるという欠点がある。The above-mentioned conventional 8TM switch network channel system switching control method cannot be used for the call path of an asynchronous transfer mode (ATM) switch network that asynchronously passes calls divided into short blocks (cells). In addition, the ATM system requires high-speed operation of 150 Mb/s class, has buffers to avoid collisions with other cells due to self-routing within the switch, has variations in parts, Because it is difficult to make the line lengths, etc. of The disadvantage is that it is not possible to switch to the system.
本発明の通話路系切替制御方式は、入回線の入力セルを
現用系と予備系の通話路に分配する分配回路と、前記入
回線に切替制御用のモニタセルを挿入する挿入回路と、
両系の出力側にモニタセルを抽出する抽出回路と、両系
の出力の一方を現用系として出回線へ接続する切替回路
とを備えた現用、予備系を有する非同期転送モードスイ
ッチネ、トワークにおいて、前記予備系への切替時は前
記入回線に前記モニタセルを挿入し、前記現用系および
予備系の両方から抽出したモニタセルの一致信号を検出
した時点で前記予備系へ切り替えることを特徴とする。The communication path system switching control method of the present invention includes: a distribution circuit that distributes input cells of an incoming line to a working system and a protection system; an insertion circuit that inserts a monitor cell for switching control into the incoming line;
In an asynchronous transfer mode switch network having a working system and a standby system, which is equipped with an extraction circuit that extracts a monitor cell on the output side of both systems, and a switching circuit that connects one of the outputs of both systems to the outgoing line as the working system, When switching to the protection system, the monitor cell is inserted into the incoming line, and when a matching signal of the monitor cells extracted from both the working system and the protection system is detected, switching to the protection system is performed.
次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第1図は本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.
まず、0系のATMスイ、チ通話路(以下5P)10が
現用の場合を考える。入回線から入ってきたセルA、H
,C〜は入力セル分配回路(以下D8’l’)3により
8PIOに送られ、l系の5PIIにセルA、B、C〜
のコピーセル人1.Bl、C1〜が送れる。切替回路(
以下5W)4は破線図示のように5PIO側へ接続され
ているため、出回線には5PlOを通過してきたセルが
送出されることになる。First, let us consider the case where the 0-system ATM switch and the Q communication path (hereinafter referred to as 5P) 10 are currently in use. Cells A and H that came in from the incoming line
, C~ are sent to 8PIO by the input cell distribution circuit (hereinafter referred to as D8'l') 3, and cells A, B, C~ are sent to 5PII of the l system.
Copy cell person 1. Bl, C1~ can be sent. Switching circuit (
Since 5W) 4 is connected to the 5PIO side as shown by the broken line, cells that have passed through the 5PIO are sent to the outgoing line.
ここで、定期保守等のため通話路制御回路(以下8PC
)8から切替要求信号aが出されたとする。切替要求信
号はモニタセル挿入回路(以下工N8)5を起動し、モ
ニタセルMを入回線へ挿入する。本実施例ではセルAの
後に挿入されたものとしている。マルA、M、B、C〜
は5PIOを通過し、モニタセル抽出回路(以下EXT
)20によυモニタセルMが抽出されてモニタセル一致
検出回路(以下DET)6へ送られる。この時モニタセ
ルMに続くセルB、C〜はEXT20で止められたまま
である。一方、コピーセルA’ t M’ rB′、C
′〜は8P11(予備系゛)を通過し、EXT21によ
りモニタセルM′が抽出されてDET6に送られる。こ
のときモニタセルM′に続くセルB/。Here, for regular maintenance etc., the communication path control circuit (hereinafter referred to as 8PC)
) 8 outputs a switching request signal a. The switching request signal activates the monitor cell insertion circuit (hereinafter referred to as N8) 5, and inserts the monitor cell M into the incoming line. In this embodiment, it is assumed that the cell is inserted after cell A. Maru A, M, B, C~
passes through 5PIO and is connected to the monitor cell extraction circuit (EXT
) 20 extracts the υ monitor cell M and sends it to the monitor cell coincidence detection circuit (hereinafter referred to as DET) 6. At this time, the cells B, C~ following the monitor cell M remain stopped by the EXT20. On the other hand, copy cells A' t M'rB', C
'~ passes through 8P11 (standby system), and monitor cell M' is extracted by EXT21 and sent to DET6. At this time, cell B/ follows monitor cell M'.
C/〜はEXT21で止められたままである。C/~ remains stopped at EXT21.
DET6はモニタセルMとM′が到着すると一致信号す
を送出する。この一致信号すは切替回路制御論理回路(
以下LOG)7に送られてSW4を駆動して出回線を5
PII側へ切り替えると同時に、EXT20,21にも
送られてEXT20および21に止めていたセルB、C
−jrよびB/ 、 C’〜の送出を許可する。その結
果、出回線へはセル人、 B/ 、 C/〜が送出され
る。すなわち、5PIOから8P11への切替えが実行
されたことになる。DET6 sends out a coincidence signal when monitor cells M and M' arrive. This match signal is the switching circuit control logic circuit (
(hereinafter referred to as LOG) is sent to 7 and drives SW4 to change the output line to 5.
At the same time as switching to the PII side, cells B and C are also sent to EXT20 and 21 and are stopped at EXT20 and 21.
-jr, B/, C'~ are permitted to be transmitted. As a result, the cells B/, C/~ are sent to the outgoing line. In other words, switching from 5PIO to 8P11 has been executed.
以上説明したように本発明によれば、ATMスイ、チネ
ットワークにおいて、現用、予備両系から抽出したモニ
タセルの一致信号で予備系への切替えを行なうことによ
υ、最適な系切替えができる効果がある。As explained above, according to the present invention, in an ATM switch network, switching to the protection system is performed using the matching signal of the monitor cell extracted from both the working and protection systems, thereby achieving the effect of optimal system switching. There is.
第1図は本発明の一実施例を示すブロック図である。
10.11・・・・・・ATMスイッチ通話路(sp)
、20.21・・・・・・モニタセル挿入回路(EXT
)、3・・・・・・入力セル分配回路(DST)、4・
・・・・・切替回路(SW)、5・・・・・・モニタセ
ル挿入回路(INS)、6・・・・・・モニタセル一致
検出回路(DET)、7・・・・・・切替回路制御論理
回路(LOG)、8・・・・・・通話路制御回路(8P
C)。FIG. 1 is a block diagram showing one embodiment of the present invention. 10.11...ATM switch communication path (sp)
, 20.21...Monitor cell insertion circuit (EXT
), 3... Input cell distribution circuit (DST), 4.
... Switching circuit (SW), 5 ... Monitor cell insertion circuit (INS), 6 ... Monitor cell coincidence detection circuit (DET), 7 ... Switching circuit control Logic circuit (LOG), 8... Call path control circuit (8P
C).
Claims (1)
分配回路と、前記入回線に切替制御用のモニタセルを挿
入する挿入回路と、両系の出力側にモニタセルを抽出す
る抽出回路と、両系の出力の一方を現用系として出回線
へ接続する切替回路とを備えた現用、予備系を有する非
同期転送モードスイッチネットワークにおいて、前記予
備系への切替時は前記入回線に前記モニタセルを挿入し
、前記現用系および予備系の両方から抽出したモニタセ
ルの一致信号を検出した時点で前記予備系へ切り替える
ことを特徴とする通話路系切替制御方式。A distribution circuit that distributes input cells of an incoming line to working and protection communication paths, an insertion circuit that inserts monitor cells for switching control into the input line, and an extraction circuit that extracts monitor cells to the output sides of both systems. , in an asynchronous transfer mode switch network having a working system and a protection system, and a switching circuit that connects one of the outputs of both systems to the outgoing line as the working system, when switching to the protection system, the monitor cell is connected to the incoming line. A channel system switching control system characterized in that the communication path system switching control method is characterized in that the switching to the protection system is performed at the time when a matching signal of a monitor cell extracted from both the working system and the protection system is detected.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1181206A JPH0344243A (en) | 1989-07-12 | 1989-07-12 | Channel system changeover control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1181206A JPH0344243A (en) | 1989-07-12 | 1989-07-12 | Channel system changeover control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0344243A true JPH0344243A (en) | 1991-02-26 |
Family
ID=16096689
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1181206A Pending JPH0344243A (en) | 1989-07-12 | 1989-07-12 | Channel system changeover control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0344243A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5426420A (en) * | 1991-01-23 | 1995-06-20 | Siemens Aktiengesellschaft | Method for alternate circuiting of data stream |
US5448573A (en) * | 1991-06-28 | 1995-09-05 | Nec Corporation | Automatic circuit switching device restorable without a hit and its method |
JPH08503404A (en) * | 1992-11-30 | 1996-04-16 | リスト イルモニーミ | Method and apparatus for separating evoked response and spontaneous activity brain signals and various components of measured signals from the heart |
JPH0998187A (en) * | 1995-09-29 | 1997-04-08 | Nec Corp | Phase matching control circuit for output buffer type switch |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5314173A (en) * | 1976-07-26 | 1978-02-08 | Mitsubishi Electric Corp | Heat regenerating material |
JPS61131940A (en) * | 1984-11-30 | 1986-06-19 | Toshiba Corp | Packet transfer system |
JPS61228751A (en) * | 1985-04-03 | 1986-10-11 | Hitachi Ltd | Route selection system |
JPH02206258A (en) * | 1989-02-03 | 1990-08-16 | Fujitsu Ltd | Cell sequence preservation control system for atm exchange network |
-
1989
- 1989-07-12 JP JP1181206A patent/JPH0344243A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5314173A (en) * | 1976-07-26 | 1978-02-08 | Mitsubishi Electric Corp | Heat regenerating material |
JPS61131940A (en) * | 1984-11-30 | 1986-06-19 | Toshiba Corp | Packet transfer system |
JPS61228751A (en) * | 1985-04-03 | 1986-10-11 | Hitachi Ltd | Route selection system |
JPH02206258A (en) * | 1989-02-03 | 1990-08-16 | Fujitsu Ltd | Cell sequence preservation control system for atm exchange network |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5426420A (en) * | 1991-01-23 | 1995-06-20 | Siemens Aktiengesellschaft | Method for alternate circuiting of data stream |
US5448573A (en) * | 1991-06-28 | 1995-09-05 | Nec Corporation | Automatic circuit switching device restorable without a hit and its method |
JPH08503404A (en) * | 1992-11-30 | 1996-04-16 | リスト イルモニーミ | Method and apparatus for separating evoked response and spontaneous activity brain signals and various components of measured signals from the heart |
JPH0998187A (en) * | 1995-09-29 | 1997-04-08 | Nec Corp | Phase matching control circuit for output buffer type switch |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0772323A3 (en) | Method and apparatus for tracking buffer availability | |
CA2255619C (en) | Multiple algorithm processing on a plurality of digital signal streams via context switching | |
NO981335D0 (en) | Method and system for transferring data between a movable and a stationary group of persons | |
NO982628L (en) | Agent, system and method of monitoring objects | |
JPH0344243A (en) | Channel system changeover control system | |
EP1063865A3 (en) | ATM cell transfer appatatus with hardware structure for OAM cell generation | |
NO323652B1 (en) | Virtual time loop | |
US6275549B1 (en) | Methods and apparatus for synchronizing a clock | |
CA2271269A1 (en) | Processor for signaling messages in a data switching network | |
US6373843B1 (en) | ATM switch system capable of preventing ATM cells with synchronization loss from being applied to a switch block thereof | |
GB9522639D0 (en) | Encryption key management | |
JP2551143B2 (en) | ATM switch communication path failure detection system | |
JPH05327777A (en) | Synchronizing method for atm switch, and atm switch | |
JP2679604B2 (en) | Switching information transfer method and transfer transmission line conversion circuit | |
JPH04291545A (en) | Interface device | |
JPH0522278A (en) | Frame synchronizing system | |
JPH0834461B2 (en) | Frame aligner circuit | |
JPS62169598A (en) | Digital exchange | |
KR100256701B1 (en) | Interworking apparatus between frame relay and asynchronous transfer mode | |
JP3057724B2 (en) | Encryption device | |
JPH0313032A (en) | Method and device for controlling access in loop network | |
JPH02276339A (en) | High-speed ring lan system and lan node | |
JPH0251918A (en) | Synchronous multiplex type interface circuit | |
KR970068327A (en) | A matching device between an ATM exchange and a DS1E transmission device | |
JPS58105689A (en) | Control channel selecting system |