JPH03254994A - Data holding body - Google Patents
Data holding bodyInfo
- Publication number
- JPH03254994A JPH03254994A JP2053426A JP5342690A JPH03254994A JP H03254994 A JPH03254994 A JP H03254994A JP 2053426 A JP2053426 A JP 2053426A JP 5342690 A JP5342690 A JP 5342690A JP H03254994 A JPH03254994 A JP H03254994A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- data holding
- chip
- circular
- eccentric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 abstract 4
- 239000004020 conductor Substances 0.000 abstract 2
- 239000004593 Epoxy Substances 0.000 abstract 1
- 229920001721 Polyimide Polymers 0.000 abstract 1
- 239000004642 Polyimide Substances 0.000 abstract 1
- 239000000853 adhesive Substances 0.000 abstract 1
- 230000001070 adhesive Effects 0.000 abstract 1
- 125000003700 epoxy group Chemical group 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 230000002093 peripheral Effects 0.000 abstract 1
- 239000011347 resin Substances 0.000 abstract 1
- 229920005989 resin Polymers 0.000 abstract 1
- 238000007789 sealing Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2053426A JPH03254994A (en) | 1990-03-05 | 1990-03-05 | Data holding body |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2053426A JPH03254994A (en) | 1990-03-05 | 1990-03-05 | Data holding body |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03254994A true JPH03254994A (en) | 1991-11-13 |
Family
ID=12942513
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2053426A Pending JPH03254994A (en) | 1990-03-05 | 1990-03-05 | Data holding body |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03254994A (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002062588A1 (fr) * | 2001-02-02 | 2002-08-15 | Hitachi, Ltd | Dispositif électronique et procédé de fabrication |
-
1990
- 1990-03-05 JP JP2053426A patent/JPH03254994A/ja active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002062588A1 (fr) * | 2001-02-02 | 2002-08-15 | Hitachi, Ltd | Dispositif électronique et procédé de fabrication |
US7086600B2 (en) | 2001-02-02 | 2006-08-08 | Renesas Technology Corporation | Electronic device and method of manufacturing the same |
US7322531B2 (en) | 2001-02-02 | 2008-01-29 | Hitachi Ulsi Systems Co., Ltd. | Electronic device and method of manufacturing the same |
US7467464B2 (en) | 2001-02-02 | 2008-12-23 | Renesas Technology Corp. | Method of manufacturing a memory card |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5245215A (en) | Multichip packaged semiconductor device and method for manufacturing the same | |
MY113991A (en) | Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto. | |
KR960705357A (ko) | 반도체 장치 | |
JPH03112688A (en) | Ic card | |
TW365035B (en) | Semiconductor device package having a board, manufacturing method thereof and stack package using the same | |
MY119797A (en) | Resin-molded semiconductor device having a lead on chip structure | |
JPS5769765A (en) | Sealed body of semiconductor device | |
JPS58154254A (en) | Semiconductor device | |
JPS61236130A (en) | Semiconductor device | |
JPS5998545A (en) | Semiconductor device | |
CA2273223A1 (en) | Chip-size package using a polyimide pcb interposer | |
JPH03254994A (en) | Data holding body | |
JPS60120543A (en) | Semiconductor device and lead frame used therefor | |
JPH0262069A (en) | Semiconductor device | |
JPS60136348A (en) | Semiconductor device | |
JPH04144269A (en) | Hybrid integrated circuit device | |
JPH0451582A (en) | Hybrid integrated circuit device | |
JPS62154769A (en) | Semiconductor device | |
KR100218335B1 (ko) | 칩 사이즈 패키지 | |
MY127468A (en) | Metal substrate having an ic chip and carrier mounting | |
MY106858A (en) | Resin sealing type semiconductor device in which a very small semiconductor chip is sealed in package with resin. | |
JPS62196839A (en) | Hybrid type semiconductor device | |
JPS6068638A (en) | Chip-on-board mounting substrate | |
JPH04133342A (en) | Semiconductor package | |
JPS60225438A (en) | Ic-mounting structure |