JPH0325016B2 - - Google Patents

Info

Publication number
JPH0325016B2
JPH0325016B2 JP59156633A JP15663384A JPH0325016B2 JP H0325016 B2 JPH0325016 B2 JP H0325016B2 JP 59156633 A JP59156633 A JP 59156633A JP 15663384 A JP15663384 A JP 15663384A JP H0325016 B2 JPH0325016 B2 JP H0325016B2
Authority
JP
Japan
Prior art keywords
chip
pasting
sheet
shielding sheet
shielding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59156633A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6156419A (ja
Inventor
Naoki Sugao
Noboru Onozato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59156633A priority Critical patent/JPS6156419A/ja
Publication of JPS6156419A publication Critical patent/JPS6156419A/ja
Publication of JPH0325016B2 publication Critical patent/JPH0325016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3164—Partial encapsulation or coating the coating being a foil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H01L23/556—Protection against radiation, e.g. light or electromagnetic waves against alpha rays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP59156633A 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置 Granted JPS6156419A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59156633A JPS6156419A (ja) 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59156633A JPS6156419A (ja) 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置

Publications (2)

Publication Number Publication Date
JPS6156419A JPS6156419A (ja) 1986-03-22
JPH0325016B2 true JPH0325016B2 (enrdf_load_stackoverflow) 1991-04-04

Family

ID=15631941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59156633A Granted JPS6156419A (ja) 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置

Country Status (1)

Country Link
JP (1) JPS6156419A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5094709A (en) * 1986-09-26 1992-03-10 General Electric Company Apparatus for packaging integrated circuit chips employing a polymer film overlay layer
DE3784706T2 (de) * 1986-09-26 1993-10-14 Gen Electric Verfahren und apparat zum packen integrierter schaltungschips mit einer polymerfilm-bedeckungsschicht.
US6281044B1 (en) 1995-07-31 2001-08-28 Micron Technology, Inc. Method and system for fabricating semiconductor components
TW315491B (en) * 1995-07-31 1997-09-11 Micron Technology Inc Apparatus for applying adhesive tape for semiconductor packages

Also Published As

Publication number Publication date
JPS6156419A (ja) 1986-03-22

Similar Documents

Publication Publication Date Title
KR100484088B1 (ko) 멀티 칩 패키지용 다이 어태치와 경화 인라인 장치
US3724068A (en) Semiconductor chip packaging apparatus and method
US6332268B1 (en) Method and apparatus for packaging IC chip, and tape-shaped carrier to be used therefor
TWI833901B (zh) 被加工物之加工方法
CN112744453A (zh) 用于半导体装置的承载带系统
US6412641B1 (en) Packaging for encapsulated dice employing EMR-sensitive adhesives
JPH0325016B2 (enrdf_load_stackoverflow)
JP2004080038A (ja) 絶縁接着テープを使用するチップ接着装置
US20200008330A1 (en) Carrier tape system and components and methods of use
JP7565209B2 (ja) Ｉｃチップ搭載装置、ｉｃチップ搭載方法
JP2861304B2 (ja) アウターリードボンディング方法
JP3592924B2 (ja) Ｉｃチップの供給方法、供給装置、及びそれに使用する短冊テープ状支持体
JPH1012662A (ja) Ｔａｂ部品の圧着装置
JPH1167876A (ja) ダイ認識方法および半導体製造装置
JPS61296734A (ja) ウエハテ−プマウント方法および装置
US20050034577A1 (en) Apparatus and method for indexing and severing film
JP3013213B2 (ja) 電子部品の標印装置および方法
JPS6122636A (ja) マウント方法
JPS63244641A (ja) ダイ供給方法およびトレイキヤリアダイ供給体
JPH0131694B2 (enrdf_load_stackoverflow)
JPS61292336A (ja) ウエハ−保持装置
JPH0548618B2 (enrdf_load_stackoverflow)
JPS60148152A (ja) 半導体製造装置
JPS5982736A (ja) 半導体装置のワイヤボンデイング方法及び装置
JPS6158251A (ja) 半導体チツプの自動マウント方法