JPH0319975B2 - - Google Patents

Info

Publication number
JPH0319975B2
JPH0319975B2 JP59181505A JP18150584A JPH0319975B2 JP H0319975 B2 JPH0319975 B2 JP H0319975B2 JP 59181505 A JP59181505 A JP 59181505A JP 18150584 A JP18150584 A JP 18150584A JP H0319975 B2 JPH0319975 B2 JP H0319975B2
Authority
JP
Japan
Prior art keywords
data
storage device
level
address
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59181505A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6159555A (ja
Inventor
Junichi Takuri
Tsutomu Yokoi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59181505A priority Critical patent/JPS6159555A/ja
Publication of JPS6159555A publication Critical patent/JPS6159555A/ja
Publication of JPH0319975B2 publication Critical patent/JPH0319975B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59181505A 1984-08-30 1984-08-30 多重階層記憶装置のデ−タ転送制御方式 Granted JPS6159555A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59181505A JPS6159555A (ja) 1984-08-30 1984-08-30 多重階層記憶装置のデ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59181505A JPS6159555A (ja) 1984-08-30 1984-08-30 多重階層記憶装置のデ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS6159555A JPS6159555A (ja) 1986-03-27
JPH0319975B2 true JPH0319975B2 (enrdf_load_stackoverflow) 1991-03-18

Family

ID=16101931

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59181505A Granted JPS6159555A (ja) 1984-08-30 1984-08-30 多重階層記憶装置のデ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS6159555A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6159555A (ja) 1986-03-27

Similar Documents

Publication Publication Date Title
US7240139B2 (en) Disk array control device with two different internal connection systems
EP1738264B1 (en) Memory arbitration system and method having an arbitration packet protocol
JPS61139866A (ja) マイクロプロセツサ
US5594878A (en) Bus interface structure and system for controlling the bus interface structure
JPH06105927B2 (ja) デ−タ転送速度可変制御方式
US5890220A (en) Address conversion apparatus accessible to both I/O devices and processor and having a reduced number of index buffers
EP0323123B1 (en) A storage control system in a computer system
JP2766216B2 (ja) 情報処理装置
JPH0319975B2 (enrdf_load_stackoverflow)
JPH0415494B2 (enrdf_load_stackoverflow)
JPH0642227B2 (ja) デ−タ転送装置
JP3684902B2 (ja) ディスクアレイ制御装置
JPS6331806B2 (enrdf_load_stackoverflow)
JPH024020B2 (enrdf_load_stackoverflow)
JPS6020255A (ja) バツフア記憶制御方式
JPS6333185B2 (enrdf_load_stackoverflow)
CA1303748C (en) Tandem priority resolver
JPS60134947A (ja) メモリ増設方式
JPH0756806A (ja) メモリの管理方法
JP2589006B2 (ja) 情報処理装置
JPS61193245A (ja) 記憶制御方式
JPH0246967B2 (enrdf_load_stackoverflow)
JP2972568B2 (ja) バス拡張装置
JP2001125753A (ja) ディスクアレイ装置
JPS6389951A (ja) キヤツシユメモリ装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term