JPH03123042A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH03123042A
JPH03123042A JP1258763A JP25876389A JPH03123042A JP H03123042 A JPH03123042 A JP H03123042A JP 1258763 A JP1258763 A JP 1258763A JP 25876389 A JP25876389 A JP 25876389A JP H03123042 A JPH03123042 A JP H03123042A
Authority
JP
Japan
Prior art keywords
parts
lead
thickness
lead parts
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1258763A
Other languages
Japanese (ja)
Other versions
JP2856455B2 (en
Inventor
Koichiro Atsumi
Yoichiro Maehara
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP1258763A priority Critical patent/JP2856455B2/en
Publication of JPH03123042A publication Critical patent/JPH03123042A/en
Application granted granted Critical
Publication of JP2856455B2 publication Critical patent/JP2856455B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases

Abstract

PURPOSE: To eliminate the need to be nervous about a difference between thermal expansion coefficients at the time of resin mold, to adhere inner lead parts diretly en block to electrode pads, to provide the electrode pads at fine pitches and to make possible the reliable connection between a lead frame and a semiconductor chip by a method wherein the wall thickness only of the inner lead parts of the lead frame is made very thinner than the wall thickness of the outer lead parts of the lead frame and the wall thickness of the parts, which are located in the vicinities of the iiner lead parts, of the outer lead parts.
CONSTITUTION: Electrode pads 12 which are a multitude of connecting terminals are provided on the four sides of a semiconductor chip 11 at very fine pitches, each pad 12 is provided with a metal bump 13 and the pitches between the bumps 13 is set at a very fine pitch. On the other hand, the wall thickness M1 only of inner lead parts 14a, which are connecting parts of a lead frame 14 to the chip 11, is formed in a very thin wall thickness and the wall thickness of outer lead parts 14b other than these lead parts 14a and the wall thickness of the parts, which are located in the vicinities of the lead parts 14a, of the lead parts 14b are formed in a normal wall thickness M0. The bumps 13 are pressed by a heating tool through the lead parts 14a of the lead frame 14 and the pads 12 and the lead parts 14a are bonded together en block.
COPYRIGHT: (C)1991,JPO&Japio
JP1258763A 1989-10-05 1989-10-05 Semiconductor device Expired - Fee Related JP2856455B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1258763A JP2856455B2 (en) 1989-10-05 1989-10-05 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1258763A JP2856455B2 (en) 1989-10-05 1989-10-05 Semiconductor device

Publications (2)

Publication Number Publication Date
JPH03123042A true JPH03123042A (en) 1991-05-24
JP2856455B2 JP2856455B2 (en) 1999-02-10

Family

ID=17324750

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1258763A Expired - Fee Related JP2856455B2 (en) 1989-10-05 1989-10-05 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2856455B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100298162B1 (en) * 1993-09-06 2001-10-24 이데이 노부유끼 Resin-encapsulated semiconductor device
US7709947B2 (en) 2006-06-15 2010-05-04 Kabushiki Kaisha Toyota Jidoshokki Semiconductor device having semiconductor element with back electrode on insulating substrate

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100298162B1 (en) * 1993-09-06 2001-10-24 이데이 노부유끼 Resin-encapsulated semiconductor device
US7709947B2 (en) 2006-06-15 2010-05-04 Kabushiki Kaisha Toyota Jidoshokki Semiconductor device having semiconductor element with back electrode on insulating substrate

Also Published As

Publication number Publication date
JP2856455B2 (en) 1999-02-10

Similar Documents

Publication Publication Date Title
JPH0296343A (en) Manufacture of hybrid integrated circuit device
JPS5873126A (en) Mounting method of semiconductor device
JPH02125651A (en) Lead frame
JPH04151843A (en) Bonding method of ic chip
JPH03185741A (en) Semiconductor device and manufacture thereof
JPH03123042A (en) Semiconductor device
JPH0195539A (en) Semiconductor device
JPH02144954A (en) Semiconductor device
JPS6123329A (en) Manufacture of semiconductor device
JPS59215759A (en) Semiconductor device
JPH04317363A (en) Resin sealed semiconductor device without die pad and its manufacturing method
JPH0237752A (en) Semiconductor device
JPH0379068A (en) Semiconductor device
JPH04148555A (en) Lead frame and semiconductor device using it
JPH02187045A (en) Formation of facedown bonding pad
JPH02218143A (en) Semiconductor device and manufacture thereof
JPH0228340A (en) Method of mounting semiconductor chip
JPH01259540A (en) Semiconductor device
JPH04184949A (en) Semiconductor device and manufacture thereof
JPH01256153A (en) Semiconductor element, and manufacturing device and mounting device therefor
JPH0344050A (en) Semiconductor device and its manufacture
JPH03203355A (en) Ultraviolet-erasable semiconductor device
JPH04159740A (en) Chip bonding method
JPH01295433A (en) Manufacture of bump
JPS6372134A (en) Semiconductor device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees