JPH0250560B2 - - Google Patents

Info

Publication number
JPH0250560B2
JPH0250560B2 JP58198591A JP19859183A JPH0250560B2 JP H0250560 B2 JPH0250560 B2 JP H0250560B2 JP 58198591 A JP58198591 A JP 58198591A JP 19859183 A JP19859183 A JP 19859183A JP H0250560 B2 JPH0250560 B2 JP H0250560B2
Authority
JP
Japan
Prior art keywords
circuit
row
delay
output
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58198591A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6089899A (ja
Inventor
Takayuki Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58198591A priority Critical patent/JPS6089899A/ja
Publication of JPS6089899A publication Critical patent/JPS6089899A/ja
Publication of JPH0250560B2 publication Critical patent/JPH0250560B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP58198591A 1983-10-24 1983-10-24 メモリ回路 Granted JPS6089899A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58198591A JPS6089899A (ja) 1983-10-24 1983-10-24 メモリ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58198591A JPS6089899A (ja) 1983-10-24 1983-10-24 メモリ回路

Publications (2)

Publication Number Publication Date
JPS6089899A JPS6089899A (ja) 1985-05-20
JPH0250560B2 true JPH0250560B2 (enrdf_load_stackoverflow) 1990-11-02

Family

ID=16393732

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58198591A Granted JPS6089899A (ja) 1983-10-24 1983-10-24 メモリ回路

Country Status (1)

Country Link
JP (1) JPS6089899A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62222500A (ja) * 1986-03-20 1987-09-30 Fujitsu Ltd 半導体記憶装置
JP2700640B2 (ja) * 1986-09-24 1998-01-21 日立超エル・エス・アイ・エンジニアリング 株式会社 半導体記憶装置
JP3159308B2 (ja) * 1988-03-22 2001-04-23 日本電気株式会社 クロック信号入力バッファ回路
DE69031276T2 (de) * 1989-06-12 1998-01-15 Toshiba Kawasaki Kk Halbleiterspeicheranordnung

Also Published As

Publication number Publication date
JPS6089899A (ja) 1985-05-20

Similar Documents

Publication Publication Date Title
US4905192A (en) Semiconductor memory cell
US5031142A (en) Reset circuit for redundant memory using CAM cells
JP2777091B2 (ja) 半導体メモリ装置のカラム冗長方法及びその回路
EP0591870B1 (en) Improved fuse-programmable control circuit
JPH0831279B2 (ja) 冗長システム
JPH0670880B2 (ja) 半導体記憶装置
EP0533096B1 (en) Addressing system free from multi-selection of word lines
US5088066A (en) Redundancy decoding circuit using n-channel transistors
US6191984B1 (en) Redundancy circuit capable of disabling use of redundant memory cells that are defective
US6026036A (en) Synchronous semiconductor memory device having set up time of external address signal reduced
JPH06195999A (ja) 半導体メモリ装置のバーンインテスト方法及びそのための回路
US6285603B1 (en) Repair circuit of semiconductor memory device
KR100279064B1 (ko) 결함 메모리 셀을 구제하기 위한 디코더
US6577545B2 (en) Integrated circuit memory devices having efficient multi-row address test capability and methods of operating same
JP3339641B2 (ja) 半導体記憶装置
JP2760326B2 (ja) 半導体記憶装置
JPH0250560B2 (enrdf_load_stackoverflow)
US5777931A (en) Synchronized redundancy decoding systems and methods for integrated circuit memory devices
KR100349094B1 (ko) 집적반도체메모리용용장도회로
US6545920B2 (en) Defective address storage scheme for memory device
JP2630274B2 (ja) 半導体記憶装置
US5712821A (en) Redundancy circuit of semiconductor memory device
JPS62107500A (ja) 半導体メモリ装置
JP2894556B2 (ja) 半導体記憶装置
KR100315027B1 (ko) 반도체메모리장치의리페어회로