JPH02296433A - Transmission line access controller - Google Patents
Transmission line access controllerInfo
- Publication number
- JPH02296433A JPH02296433A JP1118017A JP11801789A JPH02296433A JP H02296433 A JPH02296433 A JP H02296433A JP 1118017 A JP1118017 A JP 1118017A JP 11801789 A JP11801789 A JP 11801789A JP H02296433 A JPH02296433 A JP H02296433A
- Authority
- JP
- Japan
- Prior art keywords
- transmission
- packet
- block
- node
- packets
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 149
- 125000004122 cyclic group Chemical group 0.000 claims description 12
- 230000001351 cycling effect Effects 0.000 claims description 6
- 238000001514 detection method Methods 0.000 abstract description 9
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 238000004891 communication Methods 0.000 description 6
- 238000005259 measurement Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 208000001126 Keratosis Diseases 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
【発明の詳細な説明】
産業上の利用分野
本発明はローカルエリアネットワーク、高速パケット交
換機内部バス等に利用する伝送路アクセス制御装置に関
する。DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a transmission line access control device used in local area networks, high-speed packet switching internal buses, and the like.
従来の技術
第２図は従来の伝送路アクセス制御装置の構成を示し、
ている。第２図において、伝送路１には、送信パケット
バッファ２、伝送路１の信号から自装置宛ての送信権を
表わすフラグパターンを検出する送信権フラグ検出ブロ
ック３、送信権の到着に伴い前記パケットバッファ内の
パケットデータを伝送路に送出する送信制御ブロック４
を備えだ伝送路アクセス制御装置を有する通信装置（以
下、ノードと称する）が複数接続され、伝送路１を共用
して任意のノード相互間でパケット通信を行う。Conventional technology Figure 2 shows the configuration of a conventional transmission line access control device.
ing. In FIG. 2, the transmission path 1 includes a transmission packet buffer 2, a transmission right flag detection block 3 that detects a flag pattern representing the transmission right addressed to the device itself from the signal on the transmission path 1, and a Transmission control block 4 that sends packet data in the buffer to the transmission path
A plurality of communication devices (hereinafter referred to as nodes) each having a transmission path access control device are connected, and the transmission path 1 is shared to perform packet communication between arbitrary nodes.
このパケット通信の際、伝送路１を用いて送信権を表わ
す特定のフラグパターンを各ノード間に逐次巡回させて
、送信権を保持しているノードのみが伝送路】上にパケ
ットデータを送信する。この伝送路１上へ送出すべきパ
ケットデータは、送出要求の発生に即して逐次送信パケ
ットバッファ２に記憶保持される。During this packet communication, a specific flag pattern representing the transmission right is sequentially circulated between each node using transmission path 1, and only the node holding the transmission right transmits packet data over the transmission path. . Packet data to be sent onto the transmission path 1 is sequentially stored and held in the transmission packet buffer 2 in response to generation of a transmission request.
送信権フラグ検出ブロック３は常に伝送路１上の信号を
監視しており、自ノードの送信権を表わすフラグパター
ンを検出すると、これを送信制御ブロック４に通知する
。送信制御ブロック４は上記送信権フラグ検出ブロック
３からの通知を受け、送信パケットバッファ２内に送信
待ちパケットが存在する場合には・、そのうちの予め定
められた数のパケットを、送信パケットバッファ２に保
持された順に逐次取り出して伝送路１上に信号として送
出する。The transmission right flag detection block 3 constantly monitors the signal on the transmission line 1, and when it detects a flag pattern representing the transmission right of its own node, it notifies the transmission control block 4 of this. The transmission control block 4 receives the notification from the transmission right flag detection block 3, and if there are packets waiting to be transmitted in the transmission packet buffer 2, a predetermined number of the packets are transferred to the transmission packet buffer 2. The data are sequentially taken out in the order in which they are held and sent out as signals on the transmission line 1.
発明が解決しようとする課題
しかしながら、上記従来の伝送路アクセス制御装置では
、各ノードが一回の送信権獲得に際して伝送路に送出で
きるパケット数が固定であるため、一部のノードに瞬時
的にパケットの送信要求が集中した場合、送信パケット
バッファ内に多数の待ち行列が生成され、パケットの転
送遅延が増大する。また、パケットの送信要求が一部の
ノードに偏っている場合、伝送路の使用効率を高くでき
ないという問題があった。Problems to be Solved by the Invention However, in the conventional transmission path access control device described above, the number of packets that each node can send to the transmission path when acquiring transmission rights at one time is fixed. When packet transmission requests are concentrated, a large number of queues are generated in the transmission packet buffer, increasing the packet transfer delay. Furthermore, if packet transmission requests are concentrated in some nodes, there is a problem in that it is not possible to increase the usage efficiency of the transmission path.
本発明はこのような従来の問題を解決するものであり、
瞬時的なパケットトラヒックの集中や一部ノードへのパ
ケットトラヒックの偏向に対しても伝送路の使用効率を
高く保ち、全てのパケットについて均等な転送遅延を保
障できる優れた伝送路アクセス制御装置を提供すること
を目的とするものである。The present invention solves these conventional problems,
We provide an excellent transmission path access control device that maintains high transmission path usage efficiency even in the face of instantaneous concentration of packet traffic or deflection of packet traffic to some nodes, and guarantees equal transfer delay for all packets. The purpose is to
課題を解決するだめの手段
本発明は上記目的を達成するために伝送路上へ送信すべ
きパケットデータを、要求の発生順に一時的に保持する
送信パケットバッファと、前記送信パケットバッファに
保持されて、前記伝送路上への送信を待っている送信待
ちパケット数を随時計数する送信待ちパケット数計数ブ
ロックと、前記伝送路上の送信権フラグパターンを検出
し、自局宛の送信権の巡回周期を随時測定する送信権巡
回周期ｉ１＋１４定ブロックと、前記送信待ちパケット
数計数ブロックから与えられる送信待ちパケット数と前
記送信権巡回周期測定ブロックから与えられる送信権巡
回周期に応じて次回送信権獲得時の送出パケット数を決
定する送出パケット数演算ブロックと、前記送出パケッ
ト数演算ブロックで決定された数の送信待ちパケットを
、送信権の到着に伴い前記送信パケットバッファから前
記伝送路上へ順次送信する送信制御ブロックとを備えた
ものである。Means for Solving the Problems In order to achieve the above object, the present invention provides a transmission packet buffer for temporarily holding packet data to be transmitted onto a transmission path in the order in which requests are generated; A transmission waiting packet counting block that counts the number of packets waiting to be transmitted on the transmission path at any time, detects the transmission right flag pattern on the transmission path, and measures the circulation cycle of the transmission right addressed to the own station at any time. The transmission right cyclic period i1+14 constant block, the number of packets waiting to be transmitted given from the transmitting waiting packet number counting block, and the transmitting right cycling period given from the transmitting right cycling period measuring block, the packet to be sent at the next time the transmission right is acquired. a transmission control block that sequentially transmits the number of packets waiting to be transmitted, determined by the transmission packet number calculation block, from the transmission packet buffer to the transmission path upon arrival of a transmission right; It is equipped with the following.
作用
本発明は上記のような構成により次のような作用を有す
る。すなわち送信待ちパケット数計数ブロックはパケッ
トバッファ内の送信待ちパケットの数を随時計数してお
り、自ノードでの待ちの発生状況を送出パケット数演算
ブロックに通知する。Effects The present invention has the following effects due to the above structure. In other words, the block for counting the number of packets waiting to be transmitted keeps counting the number of packets waiting to be transmitted in the packet buffer, and notifies the number of packets to be sent calculation block of the status of waiting at its own node.
また、送信権巡回周期測定ブロックは他のノードでのパ
ケット送信要求発生頻度を自局への送信権の巡回周期と
して送出パケット数演算ブロックに通知する。In addition, the transmission right cyclic period measuring block notifies the packet transmission number calculation block of the frequency of occurrence of packet transmission requests in other nodes as the cyclic period of the transmission right to the local node.
送出パケット数演算ブロックは上記２つの通知内容によ
り、自ノードに送信待ちパケットが多く滞留していると
きにはより多くのパケットを送出するように、また送信
権の巡回周期が長く他ノドにも多くのパケット送信要求
が発生していると予測されるときには送出するパケット
数をおさえるように、次回送信権獲得時の自局での送出
・（ケラト数を動的に演算するもので、自ノードおよび
他ノードのパケットトラヒックの集中、偏向に応じた最
適なパケット送出数を決定することができる０
実施例
第１図は本発明の一実施例の構成を示すものである。第
１図において、１１は伝送路、１２は送信）々ケットバ
ノファ、１３は伝送路１１上の信号から自装置宛ての送
信権を表わすフラグパターンを検出する送信権フラグ検
出ブロックであり、送信権到着の通知を、自装置への送
信権の巡回周期を１ｌｌｌ定する送信権巡回周期測定ブ
ロック１４に与える。The sending packet count calculation block uses the above two notification contents to send out more packets when there are many packets waiting to be sent at the own node, and to send out more packets when the transmission right cycle is long and send out more packets to other nodes. In order to limit the number of packets to be sent when a packet transmission request is predicted to occur, the number of packets to be sent at the local node (the number of keratos) is dynamically calculated when acquiring the next transmission right. It is possible to determine the optimal number of packets to be sent according to the concentration and deflection of packet traffic of the node.Embodiment Fig. 1 shows the configuration of an embodiment of the present invention.In Fig. 1, 11 is 13 is a transmission right flag detection block that detects a flag pattern representing the transmission right addressed to the own device from the signal on the transmission path 11, and sends a notification of the arrival of the transmission right to the own device. The transmission right cyclic period measurement block 14 determines the cyclic period of the transmission right.
１５は上記送信パケットバッファＩ２中の送信待ちパケ
ット数計数ブロック、１６は送信権巡回周期測定ブロッ
ク１４から通知される送信権巡回周期と送信待ちパケッ
ト数計数ブロック１５から通知される送信待ちパケット
数に応じて、次回送信権獲得時の送出パケット数を演算
する送出パケット数演算ブロック、１７は送信権の巡回
と同時に送信パケットバッファ１２中の送信待ちパケッ
トを伝送路１１へ送出する送信制御ブロックである。15 is a block for counting the number of packets waiting to be transmitted in the transmission packet buffer I2, and 16 is a block for counting the number of packets waiting to be transmitted in the transmission right cycling cycle notified from the transmission right cycling cycle measuring block 14 and the number of packets waiting to be transmitted notified from the block 15 for counting the number of packets waiting to be transmitted. 17 is a transmission control block that calculates the number of packets to be transmitted when the transmission right is acquired next time, and 17 is a transmission control block that transmits packets waiting to be transmitted in the transmission packet buffer 12 to the transmission path 11 at the same time as the transmission right is circulated. .
次に上記実施例の動作について説明する。上記実施例に
おいて、伝送路１１には第１図に示す構成の伝送路アク
セス制御装置を有する通信装置（以下、ノードと称する
）が複数接続され、伝送路１１を共有して任意のノード
間でパケット通信を行う。Next, the operation of the above embodiment will be explained. In the above embodiment, a plurality of communication devices (hereinafter referred to as nodes) each having a transmission path access control device configured as shown in FIG. Perform packet communication.
このパケット通信の際、伝送路１１を用いて送信権を表
わす特定のフラグパターンを各ノード間に逐次巡回させ
て、送信権を保持しているノードのみが伝送路１１上に
パケットデータを送信するトークン方式を用いる。During this packet communication, a specific flag pattern representing the transmission right is sequentially circulated between each node using the transmission path 11, and only the node holding the transmission right transmits packet data on the transmission path 11. Use token method.
上記伝送路１１上へ送出すべきパケットデータは、送信
要求の発生に即して逐次送信パケットバッファ１２に記
憶保持される。この送信パケソトバンファ１２内に保持
され伝送路１１への送出を待っているパケットの総数は
、送信待ちパケット数計数ブロック１５によって計数さ
れ、送出パケット数演算ブロック１６に通知される。Packet data to be sent onto the transmission path 11 is sequentially stored and held in the transmission packet buffer 12 in response to generation of a transmission request. The total number of packets held in the transmission packet buffer 12 and waiting to be sent to the transmission line 11 is counted by the waiting-to-send packet number counting block 15 and notified to the sending packet number calculation block 16.
送信権フラグ検出ブロック１３は伝送路１１上の信号を
常に観察し、自ノード宛ての送信権を示すフラグパター
ンを検出すると、これを送信権巡回周期測定ブロック１
４および送信制御ブロック１７に通知する。The transmission right flag detection block 13 constantly observes the signal on the transmission path 11, and when it detects a flag pattern indicating the transmission right addressed to its own node, it detects the flag pattern in the transmission right cyclic period measurement block 1.
4 and the transmission control block 17.
送信権巡回周期測定ブロック】４では上記送信権フラグ
検出ブロック１３からの送信権到着の通知をもとに、自
ノードへの送信権の巡回周期（自ノードでのパケット送
出に伴う遅延分を除いたもの）を測定して、送出パケッ
ト数演算ブロック１６に通知する。Transmission right cyclic period measurement block 4 measures the cyclic period of the transmission right to its own node (excluding the delay due to packet transmission at its own node) based on the notification of the arrival of the transmission right from the transmission right flag detection block 13. ) is measured and notified to the sending packet number calculation block 16.
送出パケット数演算ブロック１６では前記送信待ちパケ
ット数計数ブロック１５からのノード内送信待ちパケッ
ト数を表わす情報と、送信権巡回周期測定ブロック１４
からの他ノードでの送信権の巡回遅延を表わす情報とを
用いて、自ノード内の送信待ちパケット数が多いほどよ
り多くのパケットを送出するように、また他ノードでの
送信権の巡回遅延が大きく他ノードにも多くのパケット
送信要求が発生していると推測される場合には送出パケ
ット数を減らすように、次回送信権獲得時の自局での送
出パケット数を決定して送信制御ブロック１７に通知す
る。The transmission packet number calculation block 16 calculates the information representing the number of packets waiting to be transmitted within the node from the transmission waiting packet number counting block 15 and the transmission right cycle period measurement block 14.
By using information representing the cyclic delay of the transmission right at other nodes from If the number of packets is large and it is assumed that other nodes are also receiving many packet transmission requests, the number of packets to be sent by the own station is determined and the transmission is controlled to reduce the number of packets to be sent the next time the transmission right is acquired. Block 17 is notified.
送信制御ブロック１７は送信権フラグ検出ブロック１３
からの通知により、自ノードが送信権を獲得したことを
知ると、上記送出パケット数演算ブロックＩ６により決
定、通知された数だけの送信待ちパケットを送信パケッ
トバッファ１２から堆り出し、逐次伝送路１１に送出し
た後に送信権を次ノードへ転送する。The transmission control block 17 is the transmission right flag detection block 13
When the own node learns that it has acquired the transmission right by the notification from the sending packet number calculation block I6, it dumps the notified number of packets waiting to be sent from the sending packet buffer 12 and sequentially transfers them to the transmission path. 11, the transmission right is transferred to the next node.
このように上記実施例によれば、自ノードお−よび他ノ
ードでのパケット送信要求の発生頻度に応じて送出パケ
ット数を動的に制御するだめ、送信待ちパケットの効率
的な転送を実りＬできるという利点を有する。As described above, according to the above embodiment, the number of packets to be sent is dynamically controlled according to the frequency of packet transmission requests at the own node and other nodes, which makes it possible to efficiently transfer packets waiting to be sent. It has the advantage of being able to
発明の効果
本発明は上記実施例より明らかなように、各ノードで送
信待ちパケットの滞留状況と他ノードでのパケットトラ
ヒックの発生状況を自律的に判断し、伝送路への送出パ
ケット量を動的に制御するようにしたものであり、一部
ノードでの瞬時的なトラヒックの発生や、一部ノードへ
のトラヒックの偏向に際してもパケット転送遅延時間の
パケット毎の変動を低減して均等な転送遅延を保障でき
、伝送路の使用効率を高く保つことができるという効果
を有する。Effects of the Invention As is clear from the above embodiments, the present invention autonomously determines the accumulation status of packets waiting to be transmitted at each node and the occurrence status of packet traffic at other nodes, and changes the amount of packets sent to the transmission path. This system is designed to control packet-to-packet transfer delay time even when instantaneous traffic occurs at some nodes or when traffic is deflected to some nodes, reducing packet-to-packet variations in packet transfer delay time and ensuring uniform transfer. This has the effect of being able to guarantee delays and maintain high usage efficiency of the transmission path.
第１図は本発明の一実施例における伝送路アクセス制御
装置の構成ブロック図、第２図は従来の伝送路アクセス
制御装置の構成ブロック図である。
１１・・・伝送路、１２・・送信パケットバッファ、１
３送信権フラグ検出ブロツク、１４・・・送信権巡回周
期測定ブロック、１５・・送信待ちパケット数計数ブロ
ック、１６・送出パケット数演算ブロック、１７・・・
送信制御ブロック。FIG. 1 is a configuration block diagram of a transmission path access control device according to an embodiment of the present invention, and FIG. 2 is a configuration block diagram of a conventional transmission path access control device. 11...Transmission path, 12...Transmission packet buffer, 1
3. Transmission right flag detection block, 14... Transmission right cyclic period measurement block, 15.. Transmission waiting packet number counting block, 16. Sending packet number calculation block, 17...
Transmission control block.
Claims (1)
信すべきパケットデータを、要求の発生順に一時的に保
持する送信パケットバッファと、前記送信パケットバッ
ファに保持されて、前記伝送路上への送信を待っている
送信待ちパケット数を随時計数する送信待ちパケット数
計数ブロックと、前記伝送路上の送信権フラグパターン
を検出し、自局宛の送信権の巡回周期を随時測定する送
信権巡回周期測定ブロックと、前記送信待ちパケット数
計数ブロックから与えられる送信待ちパケット数と前記
送信権巡回周期測定ブロックから与えられる送信権巡回
周期に応じて次回送信権獲得時の送出パケット数を決定
する送出パケット数演算ブロックと、前記送出パケット
数演算ブロックで決定された数の送信待ちパケットを、
送信権の到着に伴い前記送信パケットバッファから前記
伝送路上へ順次送信する送信制御ブロックと、を備えた
伝送路アクセス制御装置。a transmission packet buffer that temporarily holds packet data to be transmitted onto a transmission path where a flag pattern representing a transmission right circulates in the order in which requests are generated; a transmission right cyclic period measuring block which detects the transmission right flag pattern on the transmission path and measures the cyclic period of the transmission right addressed to the own station at any time; , a transmission packet number calculation block that determines the number of packets to be transmitted when acquiring the transmission right next time according to the number of transmission waiting packets given from the transmission waiting packet number counting block and the transmission right cycling period given from the transmission right cycling period measuring block; and the number of packets waiting to be sent determined by the sending packet number calculation block,
A transmission path access control device comprising: a transmission control block that sequentially transmits data from the transmission packet buffer onto the transmission path in response to arrival of a transmission right.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1118017A JPH02296433A (en) | 1989-05-11 | 1989-05-11 | Transmission line access controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1118017A JPH02296433A (en) | 1989-05-11 | 1989-05-11 | Transmission line access controller |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02296433A true JPH02296433A (en) | 1990-12-07 |
Family
ID=14726001
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1118017A Pending JPH02296433A (en) | 1989-05-11 | 1989-05-11 | Transmission line access controller |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02296433A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6211338A (en) * | 1985-07-09 | 1987-01-20 | Canon Inc | Data transmission control system |
| JPH0199344A (en) * | 1987-10-13 | 1989-04-18 | Mitsubishi Electric Corp | Traffic control system |
| JPH01109845A (en) * | 1987-09-30 | 1989-04-26 | Philips Gloeilampenfab:Nv | Overload prevention circuit array for wide band switching system |
| JPH01120150A (en) * | 1987-11-02 | 1989-05-12 | Nec Corp | Traffic control system |
| JPH01248848A (en) * | 1988-03-30 | 1989-10-04 | Toshiba Corp | Traffic density adapting circuit for composite communication network system |
-
1989
- 1989-05-11 JP JP1118017A patent/JPH02296433A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6211338A (en) * | 1985-07-09 | 1987-01-20 | Canon Inc | Data transmission control system |
| JPH01109845A (en) * | 1987-09-30 | 1989-04-26 | Philips Gloeilampenfab:Nv | Overload prevention circuit array for wide band switching system |
| JPH0199344A (en) * | 1987-10-13 | 1989-04-18 | Mitsubishi Electric Corp | Traffic control system |
| JPH01120150A (en) * | 1987-11-02 | 1989-05-12 | Nec Corp | Traffic control system |
| JPH01248848A (en) * | 1988-03-30 | 1989-10-04 | Toshiba Corp | Traffic density adapting circuit for composite communication network system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5359320A (en) | Method and apparatus for scheduling access to a CSMA communication medium of a node having arbitration circuit | |
| US5175537A (en) | Method and apparatus for scheduling access to a CSMA communication medium | |
| CA2183802C (en) | Medium access control and air interface subsystem for an indoor wireless atm network | |
| JP2006319914A (en) | Call processing controller and control method of call processing controller | |
| JP2540624B2 (en) | Exchange device | |
| JPS62100044A (en) | Communication apparatus and communication method | |
| Smai et al. | Global reactive congestion control in multicomputer networks | |
| KR100232237B1 (en) | Lan interfacing apparatus and method | |
| US5128937A (en) | Adaptive bandwidth balancing for distributed queue dual bus networks | |
| EP0666666B1 (en) | Method and apparatus for improved throughput in a multi-node communication system with a shared resource | |
| EP0871307A2 (en) | Apparatus for flexible control of interrupts in multiprocessor systems | |
| KR19980079669A (en) | Device for flexible control of interrupts in multiprocessor systems | |
| Liu et al. | Towards high performance modeling of the 802.11 wireless protocol | |
| JPH02296433A (en) | Transmission line access controller | |
| JPH05336141A (en) | Loop network | |
| GB2301995A (en) | Software driver for a system bus | |
| JPH0795745B2 (en) | Token passing system | |
| JPH09191321A (en) | Adaptive credit control type transfer method | |
| JPS5877351A (en) | Packet buffer congestion monitor system | |
| JP2000151622A (en) | Medium access control method and system | |
| EP4401363A1 (en) | Physical layer collision avoidance device and method for performing emergency transmission thereof | |
| KR960015605B1 (en) | Propagation delay compensation and cell transmission control method to control transmission rate of atm terminal | |
| JP2785608B2 (en) | Congestion control method of packet switch | |
| JPS63211937A (en) | Local area network system | |
| Pandey et al. | On communicating sequential processes |