JPH02292650A - System for detecting rom errorneous mounted - Google Patents

System for detecting rom errorneous mounted

Info

Publication number
JPH02292650A
JPH02292650A JP1113188A JP11318889A JPH02292650A JP H02292650 A JPH02292650 A JP H02292650A JP 1113188 A JP1113188 A JP 1113188A JP 11318889 A JP11318889 A JP 11318889A JP H02292650 A JPH02292650 A JP H02292650A
Authority
JP
Japan
Prior art keywords
rom
program
written
output
errorneous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1113188A
Other languages
Japanese (ja)
Inventor
Masami Murakoshi
村越 昌美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd filed Critical NEC Engineering Ltd
Priority to JP1113188A priority Critical patent/JPH02292650A/en
Publication of JPH02292650A publication Critical patent/JPH02292650A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To easily detect the insertion of errorneous ROM such as ROM in which a different program exists by setting the output of a decoder part to be true only when ROM where the conventional program of a device is written is mounted. CONSTITUTION:When ROM 3 which the device concerned requires is mounted on the space of ROM 3, the program is arranged in such a way that the out instruction of '80' is continuously outputted twice, for example. When the power of the device is supplied, a PWCL signal is impressed on an output holding part 5 through a signal line 7, and the diode of a display part 6 is lighted. When ROM 3 in which the accurate program is written is inserted, data of '80' is transmitted to a data bus. Since there is a case that the same out-instruction is accidentaly outputted in different ROM at that time, the instruction is continuously outputted twice, and errorneous decision is prevented. When data of '80' is transmitted twice, the signal is transmitted to the output holding part 5 by the action of a decoder part 4, and the diode of the display part 6 is switched off.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明はCPUを塔載する装置に関し、特にプログラム
の格納されたROMの内容を判別する回路に関する。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a device equipped with a CPU, and more particularly to a circuit for determining the contents of a ROM in which a program is stored.

(従来の技術) 従来、ROMのプログラムによりCPUが処理を実行す
る装置には、ROMの誤実装を検出する手段は備えられ
ていなかった。
(Prior Art) Conventionally, a device in which a CPU executes processing based on a program in a ROM has not been equipped with a means for detecting incorrect mounting of the ROM.

(発明が解決しようとする課題) 従来、当該装置に使用されるべきプログラム以外のデー
タが書込まれているROM,内容が消去されているRO
M,または何も書込まれないROMを挿入してしまった
場合、あるいは左右逆にROMを挿入してしまった場合
に、即該、誤りを発見できないという欠点があった。
(Problem to be solved by the invention) Conventionally, ROM in which data other than the program to be used in the device is written, and RO in which the contents are erased
There is a drawback that if a ROM with M or nothing written is inserted, or if a ROM is inserted with the right and left sides reversed, the error cannot be detected immediately.

本発明の目的は、マイクロプロセサを塔載した装置にお
いてプログラムの動作Vζより作動するデコーダ部を有
し、装置本来のプログラムが書込まれたROMを実装し
たときに限って当該デコーダ部の出力が真となシ、轟該
デコーダ部の出力が真であることを外部に知らしめるこ
とによって上記欠点を除去し、ROM内容の誤りを容易
に検出できるように構成したROM誤実装検出方式を提
供することにある。
An object of the present invention is to have a decoder section that operates based on program operation Vζ in a device equipped with a microprocessor, and the output of the decoder section is limited only when a ROM in which the original program of the device is written is mounted. To provide a ROM erroneous mounting detection method configured to eliminate the above drawbacks by informing the outside that the output of the decoder section is true, and to easily detect errors in ROM contents. There is a particular thing.

<ea題を解決するための手段) 本発明によるROM誤実装検出方式は、ROMと、デコ
ーダ部と、表示部とを具備して構成したものである。
<Means for Solving Problem ea) The ROM erroneous mounting detection method according to the present invention is configured to include a ROM, a decoder section, and a display section.

ROMは、自身を識別するデータがプログラムとともに
書込まれたものである。
The ROM is a ROM in which data identifying itself is written together with a program.

デコーダ部はROMの内容を解読し、本来のプログラム
が書込まれたときのみに真の出力を得るためのものであ
る。
The decoder section decodes the contents of the ROM and obtains a true output only when the original program is written.

表示部は、真の出力を外部K通知するためのものである
The display section is for notifying the external K of the true output.

(実施列) 次に、本発明について図面を参照して説明する。(Implementation row) Next, the present invention will be explained with reference to the drawings.

第1図は、本発明によるR O M誤実装検出方式の一
実施列を示すブロック図である。
FIG. 1 is a block diagram illustrating one implementation of the R OM mismounting detection method according to the present invention.

第1図において、1はCPU,2はアドレスデコーダ、
5はROM,4はデコーダ部、5は出力保持部、6は表
示部、7はPWCL信号線、8,8はそれぞれフリツプ
フロツプである。
In FIG. 1, 1 is a CPU, 2 is an address decoder,
5 is a ROM, 4 is a decoder section, 5 is an output holding section, 6 is a display section, 7 is a PWCL signal line, and 8 is a flip-flop, respectively.

第1図において、本発明によるROMall実装検出方
式はマイクロプロセサ1と、マイクロプロセサ1を制御
するためのプログラムが書込まれたROM3と、デコー
ダ部4と、出力保持部5と、出力保持部5の出力で点燈
する表示部Bとから構成されている。
In FIG. 1, the ROMall mounting detection method according to the present invention includes a microprocessor 1, a ROM 3 in which a program for controlling the microprocessor 1 is written, a decoder section 4, an output holding section 5, and an output holding section 5. It consists of a display part B that lights up with the output of.

第1図で、ROM5のスペースに当該装置で必要とする
ROMδを実装したとき、例えば%80Iというアウト
命令が2度続けて出力されるようにプログラムを組んで
おく。ここでは%80’というデータを列示したが、こ
のデータは第1図に示すデコーダ部4のANDゲートを
入替えることによって異なったデータをセットすること
も可能である。
In FIG. 1, when the ROM δ required by the device is installed in the ROM 5 space, the program is set up so that, for example, an out command of %80I is output twice in succession. Although the data %80' is listed here, it is also possible to set different data by replacing the AND gate of the decoder section 4 shown in FIG.

次に、第1図を参照して本発明の動作を説明する。Next, the operation of the present invention will be explained with reference to FIG.

装置の電源を入れると、信号線7を介してPWCL信号
が出力保持部6に印加され、表示部6のダイオードが点
燈する。正しいプログラムが書込まれているROMδを
挿入した場合、データパスVC%801というデータが
送出される。そのとき、異なったROMでも偶然に同じ
アウト命令が出てしまう場合もあるので、この命令を2
回続けて出力させ、誤った判別を防いでいる。
When the device is powered on, a PWCL signal is applied to the output holding section 6 via the signal line 7, and the diode of the display section 6 lights up. When a ROM δ in which a correct program is written is inserted, data called data path VC%801 is sent out. At that time, the same out command may be issued by chance in different ROMs, so this command is
The data is output repeatedly to prevent erroneous judgments.

(発明の効果) 以上説明したように本発明は、マイクロプロセサを塔載
した装置Kおいてプログラムの動作によυ作動するデコ
ーダ部を有し、装置本来のプログラムが書込まれたRO
Mを実装したときK限って当該デコーダ部の出力が真と
なり当該デコーダ部の出力が真であることを外部に知ら
しめることにより、例えば上下を逆に挿入した場合のよ
うに当該パネルに必要であるROMを正しく実装しなか
った場合、異なったプログラムの入ったROMを挿入し
た場合、何も書込まれていない新品のROMを挿入した
場合、あるいはプログラムの内容が消去されているRO
Mを挿入してしまった場合Kアラームランプが点燈する
ので、即刻、ROM内容の誤りを発見することができる
という効果がある。
(Effects of the Invention) As explained above, the present invention has a decoder section which operates according to the operation of a program in a device K equipped with a microprocessor, and an RO in which the original program of the device is written.
When M is implemented, the output of the decoder section is true for K only, and by letting the outside know that the output of the decoder section is true, it is necessary for the panel to be inserted upside down, for example. If a certain ROM was not installed correctly, if a ROM with a different program was inserted, if a new ROM was inserted with nothing written in it, or if the ROM's contents have been erased.
If M is inserted, the K alarm lamp lights up, so that an error in the ROM contents can be immediately discovered.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明によるROM倶実装検出方式の一実施
列を示すブロック図である。 1●●●CPU 2●●−アドレスデコーダ 3●●●ROM ●デコーダ部 ●出力保持部 ・表示部 ・信号線 ●Φ●フリツプフロップ 特許出願人日劃貌々泊アリ枦試剋
FIG. 1 is a block diagram illustrating one implementation of the ROM stack detection method according to the present invention. 1●●●CPU 2●●−Address decoder 3●●●ROM ●Decoder section●Output holding section/display section/signal line●Φ●Flip-flop patent applicant

Claims (1)

【特許請求の範囲】[Claims] 自身を識別するデータがプログラムとともに書込まれた
ROMと、前記ROMの内容を解読し、本来のプログラ
ムが書込まれたときのみに真の出力を得るためのデコー
ダ部と、前記真の出力を外部に通知するための表示部と
を具備して構成したことを特徴とするROM誤実装検出
方式。
A ROM in which self-identifying data is written together with a program, a decoder section that decodes the contents of the ROM and obtains a true output only when the original program is written, and a decoder section that decodes the contents of the ROM and obtains a true output only when the original program is written. 1. A ROM mounting error detection method, comprising: a display section for notifying the outside.
JP1113188A 1989-05-02 1989-05-02 System for detecting rom errorneous mounted Pending JPH02292650A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1113188A JPH02292650A (en) 1989-05-02 1989-05-02 System for detecting rom errorneous mounted

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1113188A JPH02292650A (en) 1989-05-02 1989-05-02 System for detecting rom errorneous mounted

Publications (1)

Publication Number Publication Date
JPH02292650A true JPH02292650A (en) 1990-12-04

Family

ID=14605787

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1113188A Pending JPH02292650A (en) 1989-05-02 1989-05-02 System for detecting rom errorneous mounted

Country Status (1)

Country Link
JP (1) JPH02292650A (en)

Similar Documents

Publication Publication Date Title
EP0702297A1 (en) A data processor with breakpoint circuit and method therefor
KR890007162A (en) Data processing device
KR960001991A (en) Information processing device
US6654877B1 (en) System and method for selectively executing computer code
KR950704735A (en) Microcomputer
US6643769B1 (en) System and method for enabling selective execution of computer code
JPH02292650A (en) System for detecting rom errorneous mounted
JP2002366505A (en) Method and device for detecting mounting position
JPH02281343A (en) Cpu operation monitor system
JPH02190943A (en) Pseudo fault generator
KR100264550B1 (en) Abnormal state detection system and method thereof for power input terminal and voltage regulator of memory
KR100264554B1 (en) Abnormal state detecting system and method thereof for ecu memory power
JP2503838Y2 (en) Microprocessor device
DE10347196A1 (en) Interface checking device, e.g. for use in an automation system such as a CNC machine tool, has a comparison register whose bit pattern content can be varied according to predefined rules
JPS5937882Y2 (en) error display device
KR200233853Y1 (en) Identifier detection device of the docking system
JPH06231010A (en) Information processing system
JPH0528743A (en) Slot mounted card identifying device for electronic equipment equipped with two card slots
JPH07160539A (en) Microcomputer
JPS6470848A (en) Picture display control system
JPH02210515A (en) System resetting system
JPS5843053A (en) Microprocessor
JPS6428730A (en) Fault detection system
JPS62288947A (en) Information processing controller
JPH02166510A (en) Disk controller