JPH02207637A - Picture stuff control circuit - Google Patents
Picture stuff control circuitInfo
- Publication number
- JPH02207637A JPH02207637A JP1027416A JP2741689A JPH02207637A JP H02207637 A JPH02207637 A JP H02207637A JP 1027416 A JP1027416 A JP 1027416A JP 2741689 A JP2741689 A JP 2741689A JP H02207637 A JPH02207637 A JP H02207637A
- Authority
- JP
- Japan
- Prior art keywords
- stuff
- address
- memory
- read
- arithmetic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 abstract 1
Abstract
PURPOSE: To realize the stuffing by plural bits with the unit of arbitrary bit by monitoring a write address at the timing of a read address of a memory for stuffing being digital quantity, and generating a stuff control signal from the digital arithmetic result of the address value.
CONSTITUTION: An input picture signal is stored to a memory 1 for stuff by a writing clock and converted to a transmission rate by being read according to a reading clock. The address control of the memory 1 for stuff is executed by an address arithmetic circuit 3. A write address counter 32 counts the write address in the internal part of the memory for stuff and a read address counter 33 counts the read address. Both pieces of address information are sent to an address computing element 31 and as the result of the arithmetic, a stuff position is detected. Then, a control signal is sent to a stuff information marking circuit 4. Thus, the signal processing of a stuff control circuit is digitally executed and the stuff can be controlled by the plural bits with the unit of arbitrary bit.
COPYRIGHT: (C)1990,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1027416A JPH02207637A (en) | 1989-02-08 | 1989-02-08 | Picture stuff control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1027416A JPH02207637A (en) | 1989-02-08 | 1989-02-08 | Picture stuff control circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH02207637A true JPH02207637A (en) | 1990-08-17 |
Family
ID=12220490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1027416A Pending JPH02207637A (en) | 1989-02-08 | 1989-02-08 | Picture stuff control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02207637A (en) |
-
1989
- 1989-02-08 JP JP1027416A patent/JPH02207637A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH03266896A (en) | Ram address generating circuit | |
JPS55134442A (en) | Data transfer unit | |
JPS5557951A (en) | Read control system of control memory unit | |
JPH02207637A (en) | Picture stuff control circuit | |
JPH04100150A (en) | Register circuit | |
JPH04267698A (en) | Access method to time switch, read access method to channel memory, time switch, time switch matrix, time division channel and time division digital electronic exchange | |
JPH0460725A (en) | Digital microcomputer | |
JPS554604A (en) | Buffer register | |
JPS6184746A (en) | Tracer memory data recording circuit | |
JPS638951A (en) | Information memory device | |
JPH0336644A (en) | Memory control system | |
JPH03139725A (en) | General register readout control circuit | |
JPS62219123A (en) | Parallel data transferring circuit | |
JPS59117367A (en) | Picture data outputting system | |
JPH01292920A (en) | Multiple processing-type frame synchronizing circuit | |
JPS61208692A (en) | First write first read memory device | |
JPS61240761A (en) | Picture memory control device | |
JPS62293478A (en) | Picture processor | |
JPS61182381A (en) | Two-pattern television receiver | |
JPS61276021A (en) | Bit slip control circuit | |
JPH04117832A (en) | Data monitor | |
JPH0286343A (en) | Time division multiplexer | |
JPH02202736A (en) | Bit buffer circuit | |
JPS61141027A (en) | Reader for mark card data | |
JPH0251752A (en) | Memory address designating circuit |