JPH02206855A - Fault detecting method and storage control device for storage device - Google Patents

Fault detecting method and storage control device for storage device

Info

Publication number
JPH02206855A
JPH02206855A JP1027246A JP2724689A JPH02206855A JP H02206855 A JPH02206855 A JP H02206855A JP 1027246 A JP1027246 A JP 1027246A JP 2724689 A JP2724689 A JP 2724689A JP H02206855 A JPH02206855 A JP H02206855A
Authority
JP
Japan
Prior art keywords
data
address
fault
generated
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1027246A
Other languages
Japanese (ja)
Other versions
JP2930239B2 (en
Inventor
Hiroshi Kosuge
Yoshio Kiryu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1027246A priority Critical patent/JP2930239B2/en
Publication of JPH02206855A publication Critical patent/JPH02206855A/en
Application granted granted Critical
Publication of JP2930239B2 publication Critical patent/JP2930239B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PURPOSE: To facilitate the specification of the occurring position of a fault and its influence and to make the processing of the fault easy by detecting the address fault of a storage device as discriminating it from other faults of the single and the double byte errors of data by using a parity check matrix.
CONSTITUTION: In a check bit generator 20, when write-in data 11 and an address 15 are issued from a central processing unit, etc., at the time of writing in, a check bit 22 based on the prescribed parity check matrix is generated, and the check bit 22 and the write-in data 11 are written in the part of the storage device 30 designated by the address 15. At the time of reading out, when the address 15 is issued, read-out data 31 and a read-out check bit 32 are read out, and in a syndrome generator 40, a syndrome 43 based on the prescribed parity check matrix is generated, and an error pointer 54 is generated by a syndrome decoder 50, and an error corrector 60 inverts the prescribed bit, and outputs corrected data.
COPYRIGHT: (C)1990,JPO&Japio
JP1027246A 1989-02-06 1989-02-06 Storage device failure detection method and storage control device Expired - Fee Related JP2930239B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1027246A JP2930239B2 (en) 1989-02-06 1989-02-06 Storage device failure detection method and storage control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1027246A JP2930239B2 (en) 1989-02-06 1989-02-06 Storage device failure detection method and storage control device

Publications (2)

Publication Number Publication Date
JPH02206855A true JPH02206855A (en) 1990-08-16
JP2930239B2 JP2930239B2 (en) 1999-08-03

Family

ID=12215720

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1027246A Expired - Fee Related JP2930239B2 (en) 1989-02-06 1989-02-06 Storage device failure detection method and storage control device

Country Status (1)

Country Link
JP (1) JP2930239B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1715424A2 (en) 2005-03-31 2006-10-25 Fujitsu Limited Storage control circuit and method to detect addressing errors in the storage control circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1715424A2 (en) 2005-03-31 2006-10-25 Fujitsu Limited Storage control circuit and method to detect addressing errors in the storage control circuit
US7555699B2 (en) 2005-03-31 2009-06-30 Fujitsu Limited Storage control circuit, and method for address error check in the storage control circuit

Also Published As

Publication number Publication date
JP2930239B2 (en) 1999-08-03

Similar Documents

Publication Publication Date Title
JPS607549A (en) Fault diagnosing device
JPS58137052A (en) Real time error correcting device
JPH02206855A (en) Fault detecting method and storage control device for storage device
JPH01290200A (en) Lsi memory with self-correcting function
JPS5744294A (en) Alternating memory control system
JPH04372800A (en) Storage device
CA1225446A (en) System for periodically reading all memory locations to detect errors
JPS55162162A (en) Diagnostic system for error detecting-correcting circuit
JPH02178740A (en) Information processor
JPH01140356A (en) System for checking ecc circuit
JPS62221756A (en) Storage device
JPH0219921A (en) First-in/first-out memory
JPH02242453A (en) Soft error correcting method
JPH02205955A (en) Error processing system for memory device
JPS63753A (en) Test system for memory error checking and correcting circuit
JPH01156834A (en) Diagnosing system for check circuit
JPS5683900A (en) Buffer recording device
JPH04115338A (en) Alternating memory system
JPH0327433A (en) Electronic disk device
JPH01171033A (en) Arithmetic unit
JPH0383300A (en) Semiconductor memory
JPS61123957A (en) Storage device
JPS63117369A (en) Optical disk device
JPH02178722A (en) Electronic disk device
JPS6310378A (en) Peripheral memory device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees