JPH0212412B2 - - Google Patents

Info

Publication number
JPH0212412B2
JPH0212412B2 JP58049927A JP4992783A JPH0212412B2 JP H0212412 B2 JPH0212412 B2 JP H0212412B2 JP 58049927 A JP58049927 A JP 58049927A JP 4992783 A JP4992783 A JP 4992783A JP H0212412 B2 JPH0212412 B2 JP H0212412B2
Authority
JP
Japan
Prior art keywords
level
mosfet
circuit
terminal
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58049927A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59175214A (ja
Inventor
Kazuo Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58049927A priority Critical patent/JPS59175214A/ja
Publication of JPS59175214A publication Critical patent/JPS59175214A/ja
Publication of JPH0212412B2 publication Critical patent/JPH0212412B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP58049927A 1983-03-25 1983-03-25 ２相同期信号発生回路 Granted JPS59175214A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58049927A JPS59175214A (ja) 1983-03-25 1983-03-25 ２相同期信号発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58049927A JPS59175214A (ja) 1983-03-25 1983-03-25 ２相同期信号発生回路

Publications (2)

Publication Number Publication Date
JPS59175214A JPS59175214A (ja) 1984-10-04
JPH0212412B2 true JPH0212412B2 (en, 2012) 1990-03-20

Family

ID=12844645

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58049927A Granted JPS59175214A (ja) 1983-03-25 1983-03-25 ２相同期信号発生回路

Country Status (1)

Country Link
JP (1) JPS59175214A (en, 2012)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4509737B2 (ja) * 2004-10-28 2010-07-21 株式会社東芝 差動信号生成回路および差動信号送信回路
JP4877334B2 (ja) * 2009-02-02 2012-02-15 凸版印刷株式会社 チャージポンプ回路
JP4877332B2 (ja) * 2009-02-02 2012-02-15 凸版印刷株式会社 パルス昇圧回路
JP4877333B2 (ja) * 2009-02-02 2012-02-15 凸版印刷株式会社 チャージポンプ回路

Also Published As

Publication number Publication date
JPS59175214A (ja) 1984-10-04

Similar Documents

Publication Publication Date Title
EP0606912B1 (en) CMOS polyphase clock generation circuits
EP1166443B1 (en) Single rail domino logic for four-phase clocking scheme
US6111447A (en) Timing circuit that selectively triggers on a rising or falling input signal edge
JPH0693608B2 (ja) Ｃｍｏｓ ｄ形フリツプフロツプ回路
US5532625A (en) Wave propagation logic
US6046608A (en) Differential precharge circuit
US6864733B2 (en) Data-enabled static flip-flop circuit with no extra forward-path delay penalty
WO1981002080A1 (en) Dynamic ratioless circuitry for random logic applications
US5821775A (en) Method and apparatus to interface monotonic and non-monotonic domino logic
US5818276A (en) Non-overlapping clock generator circuit and method therefor
JP3502116B2 (ja) 単一ワイヤクロックを有する２段ｃｍｏｓラッチ回路
JPH09312553A (ja) 論理回路
KR100286099B1 (ko) 클럭모니터회로및이를이용한동기식반도체메모리장치
USRE41441E1 (en) Output buffer having inherently precise data masking
JPH0212412B2 (en, 2012)
KR100350766B1 (ko) 펄스 발생기
US5617563A (en) Duty cycle independent tunable clock
US6084455A (en) High-speed CMOS latch
JPH03222518A (ja) 集積回路装置
JP2580989B2 (ja) 多相クロック発生回路
JP2544732B2 (ja) 半導体論理回路
JPH0546113A (ja) 半導体集積回路
JP2569750B2 (ja) 同期型ドライバ回路
JP2518642B2 (ja) レジスタ回路
JPH07221605A (ja) ラッチ回路並びにそれを用いたレジスタ回路およびパイプライン処理回路