JPH0210619B2 - - Google Patents

Info

Publication number
JPH0210619B2
JPH0210619B2 JP59091208A JP9120884A JPH0210619B2 JP H0210619 B2 JPH0210619 B2 JP H0210619B2 JP 59091208 A JP59091208 A JP 59091208A JP 9120884 A JP9120884 A JP 9120884A JP H0210619 B2 JPH0210619 B2 JP H0210619B2
Authority
JP
Japan
Prior art keywords
bit
nb1c
output
circuit
frequency divider
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59091208A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60235549A (ja
Inventor
Koji Nishizaki
Hiroyasu Sumya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59091208A priority Critical patent/JPS60235549A/ja
Publication of JPS60235549A publication Critical patent/JPS60235549A/ja
Publication of JPH0210619B2 publication Critical patent/JPH0210619B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59091208A 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式 Granted JPS60235549A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59091208A JPS60235549A (ja) 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59091208A JPS60235549A (ja) 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式

Publications (2)

Publication Number Publication Date
JPS60235549A JPS60235549A (ja) 1985-11-22
JPH0210619B2 true JPH0210619B2 (fr) 1990-03-08

Family

ID=14020006

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59091208A Granted JPS60235549A (ja) 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式

Country Status (1)

Country Link
JP (1) JPS60235549A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03123315U (fr) * 1990-03-28 1991-12-16

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62151045A (ja) * 1985-12-25 1987-07-06 Nec Corp 多重変換装置の同期信号伝送方式
JPS633533A (ja) * 1986-06-23 1988-01-08 Nec Corp ワ−ド同期回路
FR2631762B1 (fr) * 1988-05-18 1991-02-15 Cit Alcatel Dispositif de synchronisation de trame pour un train numerique synchrone partage en blocs au moyen d'un code par blocs et structure en trames

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03123315U (fr) * 1990-03-28 1991-12-16

Also Published As

Publication number Publication date
JPS60235549A (ja) 1985-11-22

Similar Documents

Publication Publication Date Title
US7340655B2 (en) Skew adjustment circuit, skew adjustment method, data synchronization circuit, and data synchronization method
US5864250A (en) Non-servo clock and data recovery circuit and method
US4232388A (en) Method and means for encoding and decoding digital data
JP3433426B2 (ja) マンチェスタ符号化データをデコーディングするための方法および装置
US5127023A (en) Retiming decoder/encoder
KR100306938B1 (ko) 직렬 데이터와 클록 신호를 합성하는 방법 및 장치
JPS63191442A (ja) データ変調インターフェース
US4325053A (en) Method and a circuit for decoding a C.M.I. encoded binary signal
JPH0775343B2 (ja) 同期検出回路及び方法
US4740998A (en) Clock recovery circuit and method
JP2744690B2 (ja) フレーム同期回路
US5748123A (en) Decoding apparatus for Manchester code
JPH0210619B2 (fr)
US20030076562A1 (en) High speed optical transmitter and receiver with a serializer with a minimum frequency generator
JPH1168861A (ja) 同時双方向送受信方法および同時双方向送受信回路
KR19980047907A (ko) 개선된 동기 클럭 발생장치
JP2745993B2 (ja) 信号伝送方式
JP3150071B2 (ja) データ伝送装置
JPH0787379B2 (ja) Ｃｍｉ符号変換回路
JP2851076B2 (ja) 高速通信データ連係の送信方法並びに送信システム
KR950004542Y1 (ko) 서브코드 인터페이스 회로
JP2590935B2 (ja) デジタル伝送データ再生回路
JPS63202132A (ja) デイジタルパルス復調回路
JPH03149931A (ja) 並列信号間位相同期回路
JP2003174433A (ja) バイフェーズデータエラー検出回路