JPH0143328B2 - - Google Patents
Info
- Publication number
- JPH0143328B2 JPH0143328B2 JP55158012A JP15801280A JPH0143328B2 JP H0143328 B2 JPH0143328 B2 JP H0143328B2 JP 55158012 A JP55158012 A JP 55158012A JP 15801280 A JP15801280 A JP 15801280A JP H0143328 B2 JPH0143328 B2 JP H0143328B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- input
- read
- write
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55158012A JPS5781637A (en) | 1980-11-10 | 1980-11-10 | Input/output circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55158012A JPS5781637A (en) | 1980-11-10 | 1980-11-10 | Input/output circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5781637A JPS5781637A (en) | 1982-05-21 |
| JPH0143328B2 true JPH0143328B2 (cs) | 1989-09-20 |
Family
ID=15662331
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55158012A Granted JPS5781637A (en) | 1980-11-10 | 1980-11-10 | Input/output circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5781637A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5969858A (ja) * | 1982-10-15 | 1984-04-20 | Toshiba Corp | Lsiプロセツサ |
-
1980
- 1980-11-10 JP JP55158012A patent/JPS5781637A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5781637A (en) | 1982-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4349870A (en) | Microcomputer with programmable multi-function port | |
| US4396978A (en) | Multiprocessor system with switchable address space | |
| US5673400A (en) | Method and apparatus for identifying and controlling a target peripheral device in a multiple bus system | |
| US5101498A (en) | Pin selectable multi-mode processor | |
| JPS6116088B2 (cs) | ||
| JPH0738187B2 (ja) | Lsiに構成されたマイクロコンピュータ | |
| US4250547A (en) | Information processing apparatus capable of effecting parallel processings by using a divided common bus | |
| GB1562982A (en) | Data processing system | |
| JPH0833875B2 (ja) | バス裁定システム | |
| GB1562981A (en) | Data processing system | |
| JP2539058B2 (ja) | デ―タプロセッサ | |
| US4177511A (en) | Port select unit for a programmable serial-bit microprocessor | |
| EP0044397B1 (en) | Electronic switching circuit | |
| JPH0143328B2 (cs) | ||
| US4594654A (en) | Circuit for controlling external bipolar buffers from an MOS peripheral device | |
| US3631401A (en) | Direct function data processor | |
| US6034545A (en) | Macrocell for data processing circuit | |
| US5179668A (en) | Signal processor | |
| JP2807269B2 (ja) | マルチドロップアクセス方式に用いるインターフェイスユニット | |
| JPH01140302A (ja) | プログラマブル・コントローラのi/oモジュール | |
| JPS59208666A (ja) | マルチプロセツサシステム | |
| JPS6311706B2 (cs) | ||
| KR0169622B1 (ko) | 호스트시스템과 씨디아이시스템간의 인터페이스회로 | |
| KR870001937Y1 (ko) | 멀티 버스를 사용한 컴퓨터에서의 ilbx를 이용한 듀얼포트 시스템 | |
| KR970007157Y1 (ko) | 시스템버스와 다수 병렬포트 사이의 인터페이스 장치 |