JPH01310460A - Scsi bus monitoring device - Google Patents

Scsi bus monitoring device

Info

Publication number
JPH01310460A
JPH01310460A JP63141103A JP14110388A JPH01310460A JP H01310460 A JPH01310460 A JP H01310460A JP 63141103 A JP63141103 A JP 63141103A JP 14110388 A JP14110388 A JP 14110388A JP H01310460 A JPH01310460 A JP H01310460A
Authority
JP
Japan
Prior art keywords
busy signal
timer
scsi bus
control
scsi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63141103A
Other languages
Japanese (ja)
Inventor
Hideji Shoji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP63141103A priority Critical patent/JPH01310460A/en
Publication of JPH01310460A publication Critical patent/JPH01310460A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To release the dead lock condition of an SCSI device and the enhance the high reliability of an SCSI bus by detecting an abnormality and suppressing a busy signal when the busy signal of the SCSI device continues for a sontant time.
CONSTITUTION: When a change occurs at the port of an input port part 1, an input port monitoring control part 2 detects this. When a BUSY signal is ON, an input monitoring control part 2 sets the timer of timer control part 3. When a timer resetting, namely, the BUSY signal is not OFF in a constant set time, a timeout informing signal is generated from the timer control part 3 to the input port monitoring control part 2 and it is recognized that an SCSI bus 30 is the dead lock condition. Thus, a BUSY signal resetting control part 4 generates a resetting signal and the deed lock condition of the SCSI bus is released.
COPYRIGHT: (C)1989,JPO&Japio
JP63141103A 1988-06-08 1988-06-08 Scsi bus monitoring device Pending JPH01310460A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63141103A JPH01310460A (en) 1988-06-08 1988-06-08 Scsi bus monitoring device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63141103A JPH01310460A (en) 1988-06-08 1988-06-08 Scsi bus monitoring device

Publications (1)

Publication Number Publication Date
JPH01310460A true JPH01310460A (en) 1989-12-14

Family

ID=15284254

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63141103A Pending JPH01310460A (en) 1988-06-08 1988-06-08 Scsi bus monitoring device

Country Status (1)

Country Link
JP (1) JPH01310460A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002207646A (en) * 2001-01-05 2002-07-26 Matsushita Electric Ind Co Ltd Recording and reproducing device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59218530A (en) * 1983-05-27 1984-12-08 Hitachi Ltd Input and output controller

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59218530A (en) * 1983-05-27 1984-12-08 Hitachi Ltd Input and output controller

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002207646A (en) * 2001-01-05 2002-07-26 Matsushita Electric Ind Co Ltd Recording and reproducing device
JP4678954B2 (en) * 2001-01-05 2011-04-27 パナソニック株式会社 Recording / playback device

Similar Documents

Publication Publication Date Title
JPH01310460A (en) Scsi bus monitoring device
JPH0282345A (en) Runaway stop method for multiprocessor system and device using the method
JPH04217035A (en) Cpu control circuit
JPS61221849A (en) Bus control system
JPS6457316A (en) Abnormality monitoring device for microprocessor system
JPH02189530A (en) Camera equipped with resetting function for control means
JPS63158636A (en) Processor trouble detection system
JPH01312637A (en) System controlling detection of processor runaway
JPH0248736A (en) Information processing system
JPH0223445A (en) Bus supervisory and controlling system
JPH0363857A (en) Channel device
JPS6316317A (en) Resetting device for computer system
JPS62203214A (en) Individual initial setting system
JPH02178867A (en) Electronic computer
JPH01255909A (en) Activating and releasing system for power down mode
JPH03154263A (en) Video signal processing device and synchronizing signal detection circuit
JPS6388660A (en) Microprocessor system
JPH01228028A (en) System control device
JPS61244151A (en) Detection system for trouble interruption
JPS63118815A (en) Power failure processing system
JPH02141836A (en) Processor reset system
JPH04280339A (en) Lock detection circuit for scsi bus
JPS6368940A (en) Abnormality detecting and resetting circuit for microprocessor
JPS62216049A (en) Overload detector for microcomputer
JPH04257954A (en) Time-out monitoring processing system