JPH01240963A - プロセッサ間通信装置 - Google Patents

プロセッサ間通信装置

Info

Publication number
JPH01240963A
JPH01240963A JP6713188A JP6713188A JPH01240963A JP H01240963 A JPH01240963 A JP H01240963A JP 6713188 A JP6713188 A JP 6713188A JP 6713188 A JP6713188 A JP 6713188A JP H01240963 A JPH01240963 A JP H01240963A
Authority
JP
Japan
Prior art keywords
processor
signal
receiving
transmission
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6713188A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0564827B2 (enrdf_load_stackoverflow
Inventor
Takao Nouchi
隆夫 野内
Masashi Suenaga
雅士 末永
Atsuhiko Nishikawa
敦彦 西川
Yoshihiro Miyazaki
義弘 宮崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP6713188A priority Critical patent/JPH01240963A/ja
Publication of JPH01240963A publication Critical patent/JPH01240963A/ja
Publication of JPH0564827B2 publication Critical patent/JPH0564827B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP6713188A 1988-03-23 1988-03-23 プロセッサ間通信装置 Granted JPH01240963A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6713188A JPH01240963A (ja) 1988-03-23 1988-03-23 プロセッサ間通信装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6713188A JPH01240963A (ja) 1988-03-23 1988-03-23 プロセッサ間通信装置

Publications (2)

Publication Number Publication Date
JPH01240963A true JPH01240963A (ja) 1989-09-26
JPH0564827B2 JPH0564827B2 (enrdf_load_stackoverflow) 1993-09-16

Family

ID=13336038

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6713188A Granted JPH01240963A (ja) 1988-03-23 1988-03-23 プロセッサ間通信装置

Country Status (1)

Country Link
JP (1) JPH01240963A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2023538990A (ja) * 2020-06-26 2023-09-13 インテル コーポレイション データ処理装置における性能レベル制御

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2023538990A (ja) * 2020-06-26 2023-09-13 インテル コーポレイション データ処理装置における性能レベル制御
US12298833B2 (en) 2020-06-26 2025-05-13 Intel Corporation Performance level control in a data processing apparatus

Also Published As

Publication number Publication date
JPH0564827B2 (enrdf_load_stackoverflow) 1993-09-16

Similar Documents

Publication Publication Date Title
JPH0713926A (ja) バッファ制御回路及びその操作方法
CA2407407A1 (en) A low latency fifo circuit for mixed clock systems
US5067075A (en) Method of direct memory access control
US5377325A (en) Bidirectional wait control between host module and slave module
US4580243A (en) Circuit for duplex synchronization of asynchronous signals
US5692137A (en) Master oriented bus bridge
US6567321B2 (en) Semiconductor memory device using dedicated command and address strobe signal and associated method
US5228129A (en) Synchronous communication interface for reducing the effect of data processor latency
JPH01240963A (ja) プロセッサ間通信装置
JP3413894B2 (ja) シリアル伝送装置
CN219179825U (zh) 时间去偏差电路、系统及电子设备
JPH10190640A (ja) 通信回路ならびに通信回路を用いたデータ伝送システム
JPH07146842A (ja) バスインターフェース回路
SU1520530A1 (ru) Устройство дл сопр жени ЭВМ с каналом св зи
KR900005452B1 (ko) 마이크로 프로세서의 데이터 처리속도를 개선한 회로
JPH02211571A (ja) 情報処理装置
JPS6130300B2 (enrdf_load_stackoverflow)
KR20020084725A (ko) 저속 주변장치와의 데이터 전송을 위한 메모리 컨트롤러
KR0162768B1 (ko) 하이파이 플러스 버스에서 인터럽트 처리기의 대기열 동기 제어회로
JPS5953959A (ja) 共有メモリ装置
JPH023345B2 (enrdf_load_stackoverflow)
JPH0235500B2 (enrdf_load_stackoverflow)
JPH01303544A (ja) メモリインタリーブ制御方式
JPS61138357A (ja) プロセツサ間の情報転送方式
JPH0749833A (ja) パラレルインタフェース回路