JPH0113578B2 - - Google Patents

Info

Publication number
JPH0113578B2
JPH0113578B2 JP59119698A JP11969884A JPH0113578B2 JP H0113578 B2 JPH0113578 B2 JP H0113578B2 JP 59119698 A JP59119698 A JP 59119698A JP 11969884 A JP11969884 A JP 11969884A JP H0113578 B2 JPH0113578 B2 JP H0113578B2
Authority
JP
Japan
Prior art keywords
processing unit
central processing
channel
memory
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59119698A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60263253A (ja
Inventor
Hiroaki Kurozumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59119698A priority Critical patent/JPS60263253A/ja
Publication of JPS60263253A publication Critical patent/JPS60263253A/ja
Publication of JPH0113578B2 publication Critical patent/JPH0113578B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP59119698A 1984-06-11 1984-06-11 情報処理システム Granted JPS60263253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59119698A JPS60263253A (ja) 1984-06-11 1984-06-11 情報処理システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59119698A JPS60263253A (ja) 1984-06-11 1984-06-11 情報処理システム

Publications (2)

Publication Number Publication Date
JPS60263253A JPS60263253A (ja) 1985-12-26
JPH0113578B2 true JPH0113578B2 (enrdf_load_stackoverflow) 1989-03-07

Family

ID=14767853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59119698A Granted JPS60263253A (ja) 1984-06-11 1984-06-11 情報処理システム

Country Status (1)

Country Link
JP (1) JPS60263253A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS60263253A (ja) 1985-12-26

Similar Documents

Publication Publication Date Title
JPH0113578B2 (enrdf_load_stackoverflow)
JP2937857B2 (ja) 共通記憶装置のロックフラグ解除方式および方法
JPH0432401B2 (enrdf_load_stackoverflow)
JPH06175868A (ja) 二重化計算機故障監視方法
JP2946541B2 (ja) 二重化制御システム
JP3298989B2 (ja) 障害検出・自動組込み装置
JP2600614B2 (ja) 障害情報収集可能な交換システム
JPS6232739A (ja) 切換制御方式
JPH0221353A (ja) マルチプロセッサシステム
JPS61139849A (ja) デ−タ処理装置の冗長化システム
JP2531080B2 (ja) バスアダプタ切り換え方式
JPH04101255A (ja) バスバックアップ機構
JPS5816493B2 (ja) マルチプロセツサ処理システムにおけるハング・アツプ解除処理方式
JPH04235656A (ja) チャネル装置制御方式
JPS60144842A (ja) 他系中央処理装置の異常判定方式
JPS61134846A (ja) 電子計算機システム
JP3012402B2 (ja) 情報処理システム
JPH0133858B2 (enrdf_load_stackoverflow)
JPH0237458A (ja) 冗長バス構成のバス制御方式
JPH0217823B2 (enrdf_load_stackoverflow)
JPS6172496A (ja) 二重化情報処理装置のシステム再開方式
JPH0461385B2 (enrdf_load_stackoverflow)
JPH07271626A (ja) ディジタル制御システム
JPS60239149A (ja) ル−プバスアクセス方式
JPH0380303A (ja) 二重化装置