JP7558424B2 - 半導体集積回路装置 - Google Patents
半導体集積回路装置 Download PDFInfo
- Publication number
- JP7558424B2 JP7558424B2 JP2023555927A JP2023555927A JP7558424B2 JP 7558424 B2 JP7558424 B2 JP 7558424B2 JP 2023555927 A JP2023555927 A JP 2023555927A JP 2023555927 A JP2023555927 A JP 2023555927A JP 7558424 B2 JP7558424 B2 JP 7558424B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- current
- circuit
- output
- semiconductor integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/316—Testing of analog circuits
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Measurement Of Current Or Voltage (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2021/039441 WO2023073802A1 (ja) | 2021-10-26 | 2021-10-26 | 半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2023073802A1 JPWO2023073802A1 (https=) | 2023-05-04 |
| JP7558424B2 true JP7558424B2 (ja) | 2024-09-30 |
Family
ID=86159237
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023555927A Active JP7558424B2 (ja) | 2021-10-26 | 2021-10-26 | 半導体集積回路装置 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP7558424B2 (https=) |
| WO (1) | WO2023073802A1 (https=) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6008673A (en) | 1997-09-30 | 1999-12-28 | Intel Corporation | High speed, low power, current mode comparator |
| US20110012605A1 (en) | 2009-07-20 | 2011-01-20 | Texas Instruments Incorporated | Current based overvoltage and undervoltage detector |
| JP2012117983A (ja) | 2010-12-02 | 2012-06-21 | Advantest Corp | 電子デバイスおよび測定装置 |
| JP2016211917A (ja) | 2015-05-01 | 2016-12-15 | 国立研究開発法人産業技術総合研究所 | 半導体チップ、半導体装置及び半導体検査システム |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6232714A (ja) * | 1985-08-06 | 1987-02-12 | Clarion Co Ltd | オフセツト電圧補正回路 |
| JPH0829493A (ja) * | 1994-07-14 | 1996-02-02 | Fujitsu Ltd | 半導体集積回路装置 |
| JPH09139635A (ja) * | 1995-09-12 | 1997-05-27 | Toshiba Corp | カレントミラー回路 |
| JP2017005609A (ja) * | 2015-06-15 | 2017-01-05 | 株式会社デンソー | 過電圧検出回路 |
| JP7363657B2 (ja) * | 2020-04-21 | 2023-10-18 | 株式会社デンソー | 過電圧判定回路 |
-
2021
- 2021-10-26 JP JP2023555927A patent/JP7558424B2/ja active Active
- 2021-10-26 WO PCT/JP2021/039441 patent/WO2023073802A1/ja not_active Ceased
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6008673A (en) | 1997-09-30 | 1999-12-28 | Intel Corporation | High speed, low power, current mode comparator |
| US20110012605A1 (en) | 2009-07-20 | 2011-01-20 | Texas Instruments Incorporated | Current based overvoltage and undervoltage detector |
| JP2012117983A (ja) | 2010-12-02 | 2012-06-21 | Advantest Corp | 電子デバイスおよび測定装置 |
| JP2016211917A (ja) | 2015-05-01 | 2016-12-15 | 国立研究開発法人産業技術総合研究所 | 半導体チップ、半導体装置及び半導体検査システム |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2023073802A1 (ja) | 2023-05-04 |
| JPWO2023073802A1 (https=) | 2023-05-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6118293A (en) | High resolution (quiescent) supply current system (IDD monitor) | |
| KR100927783B1 (ko) | 메모리 소자의 페일 비트 검증 회로 및 검증 방법 | |
| US8432759B2 (en) | Measuring electrical resistance | |
| KR100339835B1 (ko) | Ic시험장치의전압인가전류측정회로 | |
| US6366154B2 (en) | Method and circuit to perform a trimming phase | |
| KR20230042115A (ko) | 멀티 바이어스 모드 전류 컨베이어를 구성하는 멀티 바이어스 모드 전류 컨베이어, 멀티 바이어스 모드 전류 컨베이어를 포함하는 터치 감지 시스템, 및 관련 시스템, 방법 및 디바이스 | |
| JP2004226115A (ja) | 半導体装置及びその試験方法 | |
| CN112863584A (zh) | 一次可编程存储器的读写电路 | |
| US6756787B2 (en) | Integrated circuit having a current measuring unit | |
| JP7558424B2 (ja) | 半導体集積回路装置 | |
| EP0939493A2 (en) | Digital-to-analog converter accurately testable without complicated circuit configuration and testing method for the same | |
| US6573783B2 (en) | Method and apparatus for open-loop input offset adjustment in a differential amplifier | |
| KR20180039565A (ko) | 전압 레귤레이터의 트리밍 회로 및 그 동작 방법 | |
| US5617044A (en) | Comparator circuit | |
| TW201915499A (zh) | 包括電容測量電路的半導體設備 | |
| US20080278346A1 (en) | Single-Pin Multi-Bit Digital Circuit Configuration | |
| JP4955250B2 (ja) | 半導体装置及びそのテスト方法 | |
| KR20100089508A (ko) | 페일 비트 검증 회로 및 이를 포함하는 반도체 메모리 소자 | |
| KR100387192B1 (ko) | 내부 전원 회로를 가진 반도체장치 | |
| CN112910458B (zh) | 一种计数电路及其迟滞电压产生方法 | |
| US12556168B2 (en) | Semiconductor integrated circuit and semiconductor device | |
| JP2002280849A (ja) | 電子ボリューム回路 | |
| KR100554846B1 (ko) | 네가티브 워드라인 전압 검출 회로 | |
| US20250383243A1 (en) | Temperature sensor and operating method thereof | |
| JP2025020024A (ja) | メモリ読み出し回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20231017 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20240820 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240917 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7558424 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |