JP6143925B2 - メモリ素子を用いたデータアクセス装置 - Google Patents
メモリ素子を用いたデータアクセス装置 Download PDFInfo
- Publication number
- JP6143925B2 JP6143925B2 JP2016135815A JP2016135815A JP6143925B2 JP 6143925 B2 JP6143925 B2 JP 6143925B2 JP 2016135815 A JP2016135815 A JP 2016135815A JP 2016135815 A JP2016135815 A JP 2016135815A JP 6143925 B2 JP6143925 B2 JP 6143925B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- bit
- address
- memory element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013507 mapping Methods 0.000 claims description 21
- 238000013506 data mapping Methods 0.000 claims description 9
- 238000000034 method Methods 0.000 description 12
- 238000012545 processing Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 238000004891 communication Methods 0.000 description 6
- 238000010248 power generation Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000001186 cumulative effect Effects 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012806 monitoring device Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/04—Addressing variable-length words or parts of words
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0631—Configuration or reconfiguration of storage systems by allocating resources to storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1012—Design facilitation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Memory System (AREA)
- Computer Security & Cryptography (AREA)
Description
このような太陽光インバータシステムが動作するとき、電圧/電流/発電量等の各種の情報がメモリ素子に格納され、このように格納されたメモリ素子の情報は、通信回線を介して転送され外部機器(例えば、モニタリング装置)に格納される。
そして、市販されている8ビットのメモリ素子を用いて太陽光インバータシステムの主要データ(例えば、累積発電量等)を格納する時は、メモリ素子の容量の制限(8ビット)により、8ビットの容量のデータのみが格納可能である。
図5は、本発明の一実施形態に係るメモリ素子を用いたデータをアクセスする方法を説明するための全体的なフローチャートである。
200 アドレスマッピング部
300 データ分割部
400 データマッピング部
500 制御部
Claims (5)
- データを読み取るか、または書き込むことができるように複数のメモリアドレスで構成されるアドレス空間を有するメモリ素子と、
前記メモリ素子の前記アドレス空間をN(Nは、2以上の自然数)等分に分割して第1〜第N領域と定義し、前記メモリ素子の前記メモリアドレスと、前記第1〜第N領域の前記アドレス空間に対応してそれぞれ設定される特定メモリアドレスとが互いに対応するようにマッピングするアドレスマッピング部と、
M(Mは、2以上の自然数)ビットのデータをN等分して第1〜第Nデータに分割するデータ分割部と、
前記データ分割部から分割された前記第1〜第Nデータと前記第1〜第N領域にそれぞれ既設定された前記特定メモリアドレスとをマッピングするデータマッピング部と、
前記データ分割部で分割された前記第1〜第Nデータを前記第1〜第N領域の前記特定メモリアドレスのそれぞれ、及びマッピングされた前記メモリ素子の前記メモリアドレスで指定される記憶領域に格納されるように制御する制御部と、を含む、メモリ素子を用いたデータアクセス装置。 - 前記第1〜第N領域の前記特定メモリアドレスのそれぞれ、及びマッピングされた前記メモリ素子の前記メモリアドレスで指定される前記記憶領域に格納された前記第1〜第Nデータを組み合わせて元来のMビットのデータに復元するデータ復元部がさらに含まれることを特徴とする、請求項1に記載のメモリ素子を用いたデータアクセス装置。
- 前記アドレスマッピング部は、前記メモリ素子の前記アドレス空間を使用者の設定によりN等分して前記第1〜第N領域と定義することを特徴とする、請求項1または2に記載のメモリ素子を用いたデータアクセス装置。
- 前記第1〜第N領域の前記特定メモリアドレスのそれぞれは、使用者の設定により同一の順序またはランダムな順序に位置した前記メモリアドレスであることを特徴とする、請求項1乃至3のいずれか一項に記載のメモリ素子を用いたデータアクセス装置。
- 前記メモリ素子は、8ビットのメモリ素子からなり、
N=2で、M=16の場合、N=3で、M=24の場合、N=4で、M=32の場合のいずれか一つの場合でなされることを特徴とする、請求項1乃至4のいずれか一項に記載のメモリ素子を用いたデータアクセス装置。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150098851A KR102036514B1 (ko) | 2015-07-13 | 2015-07-13 | 메모리 소자를 이용한 데이터 엑세스 장치 |
KR10-2015-0098851 | 2015-07-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2017021802A JP2017021802A (ja) | 2017-01-26 |
JP6143925B2 true JP6143925B2 (ja) | 2017-06-07 |
Family
ID=56134103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016135815A Active JP6143925B2 (ja) | 2015-07-13 | 2016-07-08 | メモリ素子を用いたデータアクセス装置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10656856B2 (ja) |
EP (1) | EP3118746B1 (ja) |
JP (1) | JP6143925B2 (ja) |
KR (1) | KR102036514B1 (ja) |
CN (1) | CN106354655B (ja) |
ES (1) | ES2751157T3 (ja) |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4307447A (en) * | 1979-06-19 | 1981-12-22 | Gould Inc. | Programmable controller |
JPH03209544A (ja) * | 1990-01-11 | 1991-09-12 | Nec Eng Ltd | メモリ制御回路 |
JPH03241443A (ja) * | 1990-02-20 | 1991-10-28 | Fujitsu Ltd | メモリアクセス方式 |
TW390446U (en) * | 1992-10-01 | 2000-05-11 | Hudson Soft Co Ltd | Information processing system |
US6226736B1 (en) * | 1997-03-10 | 2001-05-01 | Philips Semiconductors, Inc. | Microprocessor configuration arrangement for selecting an external bus width |
US6175891B1 (en) * | 1997-04-23 | 2001-01-16 | Micron Technology, Inc. | System and method for assigning addresses to memory devices |
JP3196720B2 (ja) | 1998-03-20 | 2001-08-06 | 日本電気株式会社 | 連想メモリ制御回路及び制御方法 |
US20010009539A1 (en) * | 2000-01-24 | 2001-07-26 | Jin Ogasawara | Method of data recording |
US7681013B1 (en) * | 2001-12-31 | 2010-03-16 | Apple Inc. | Method for variable length decoding using multiple configurable look-up tables |
KR100450680B1 (ko) | 2002-07-29 | 2004-10-01 | 삼성전자주식회사 | 버스 대역폭을 증가시키기 위한 메모리 컨트롤러, 이를이용한 데이터 전송방법 및 이를 구비하는 컴퓨터 시스템 |
US20040128444A1 (en) * | 2002-12-24 | 2004-07-01 | Sung-Hoon Baek | Method for storing data in disk array based on block division and method for controlling input/output of disk array by using the same |
US6785191B2 (en) * | 2003-01-09 | 2004-08-31 | Micrel, Inc. | Robust power-on meter and method using a limited-write memory |
KR100585117B1 (ko) | 2003-12-26 | 2006-06-01 | 삼성전자주식회사 | 라인부하가 감소된 리드데이터 라인을 구비하는 반도체장치 |
US7480766B2 (en) | 2005-08-03 | 2009-01-20 | Sandisk Corporation | Interfacing systems operating through a logical address space and on a direct data file basis |
KR101305490B1 (ko) | 2005-10-01 | 2013-09-06 | 삼성전자주식회사 | 메모리 맵핑 방법 및 장치 |
JP2008141278A (ja) | 2006-11-30 | 2008-06-19 | Sanyo Electric Co Ltd | 復号回路 |
KR20080051267A (ko) | 2006-12-05 | 2008-06-11 | 삼성전자주식회사 | 표시 장치의 구동 장치, 이를 포함하는 표시 장치 및 표시장치의 구동 방법 |
KR20090102788A (ko) * | 2006-12-06 | 2009-09-30 | 퓨전 멀티시스템즈, 인크.(디비에이 퓨전-아이오) | 전단의 분산된 raid장치, 시스템 및 방법 |
KR101083673B1 (ko) * | 2008-10-01 | 2011-11-16 | 주식회사 하이닉스반도체 | 반도체 스토리지 시스템 및 그 제어 방법 |
KR101269901B1 (ko) | 2009-12-15 | 2013-05-31 | 한국전자통신연구원 | Harq를 지원하는 데이터 디레이트 매처 및 방법 |
JP2011145755A (ja) | 2010-01-12 | 2011-07-28 | Renesas Electronics Corp | データ制御方法及びデータ制御装置 |
US8848445B2 (en) * | 2011-05-17 | 2014-09-30 | Sandisk Technologies Inc. | System and method for minimizing write amplification while maintaining sequential performance using logical group striping in a multi-bank system |
WO2013085488A1 (en) * | 2011-12-05 | 2013-06-13 | Intel Corporation | Background reordering - a preventive wear-out control mechanism with limited overhead |
KR20130064521A (ko) | 2011-12-08 | 2013-06-18 | 삼성전자주식회사 | 데이터 저장 장치 및 그것의 데이터 관리 방법 |
KR102024850B1 (ko) * | 2012-08-08 | 2019-11-05 | 삼성전자주식회사 | 3차원 불휘발성 메모리 장치를 포함하는 메모리 시스템 및 그것의 프로그램 방법 |
US20140297921A1 (en) * | 2013-03-26 | 2014-10-02 | Skymedi Corporation | Method of Partitioning Physical Block and Memory System Thereof |
JP6180271B2 (ja) * | 2013-10-09 | 2017-08-16 | 日本放送協会 | 映像記録装置及び映像記録方法 |
TWI527058B (zh) | 2013-11-01 | 2016-03-21 | 群聯電子股份有限公司 | 記憶體控制方法、記憶體儲存裝置與記憶體控制電路單元 |
US9466383B2 (en) | 2013-12-30 | 2016-10-11 | Sandisk Technologies Llc | Non-volatile memory and method with adaptive logical groups |
-
2015
- 2015-07-13 KR KR1020150098851A patent/KR102036514B1/ko active IP Right Grant
-
2016
- 2016-06-01 ES ES16172469T patent/ES2751157T3/es active Active
- 2016-06-01 EP EP16172469.5A patent/EP3118746B1/en active Active
- 2016-07-08 JP JP2016135815A patent/JP6143925B2/ja active Active
- 2016-07-11 CN CN201610543179.4A patent/CN106354655B/zh active Active
- 2016-07-13 US US15/209,643 patent/US10656856B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN106354655B (zh) | 2019-09-10 |
US20170017425A1 (en) | 2017-01-19 |
KR102036514B1 (ko) | 2019-10-28 |
EP3118746B1 (en) | 2019-07-31 |
ES2751157T3 (es) | 2020-03-30 |
CN106354655A (zh) | 2017-01-25 |
EP3118746A1 (en) | 2017-01-18 |
US10656856B2 (en) | 2020-05-19 |
JP2017021802A (ja) | 2017-01-26 |
KR20170008331A (ko) | 2017-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8555143B2 (en) | Flash memory controller and the method thereof | |
US8612836B2 (en) | Non-volatile memory device with uncorrectable information region and operation method using the same | |
US8417879B2 (en) | Method for suppressing errors, and associated memory device and controller thereof | |
KR20130096673A (ko) | 플래쉬 메모리에 액세스하는 방법 및 연관된 플래쉬 메모리 제어기 | |
WO2007000862A1 (ja) | メモリコントローラ、不揮発性記憶装置、不揮発性記憶システム、及びデータ書き込み方法 | |
JP2005196634A (ja) | 外部記憶装置 | |
TWI609323B (zh) | 資料儲存方法及其系統 | |
TWI437430B (zh) | 動態切換分割區方法、記憶卡控制器與記憶卡儲存系統及電腦程式產品 | |
TW201913380A (zh) | 資料儲存裝置以及其操作方法 | |
KR20170133250A (ko) | 듀얼 프로그램 동작을 사용하는 불휘발성 메모리 장치, 그것을 포함하는 메모리 시스템 및 그들의 동작 방법 | |
KR20180001681A (ko) | 메모리 시스템, 이의 어드레스 맵핑 방법 및 억세스 방법 | |
TW567411B (en) | The method and apparatus of CRC code allocation in flash ROM | |
US9990152B1 (en) | Data writing method and storage controller | |
CN108231119A (zh) | 用每单元分数比特低延迟读取快闪存储设备的方法和装置 | |
JP6143925B2 (ja) | メモリ素子を用いたデータアクセス装置 | |
JP2013205872A (ja) | 記憶制御装置、記憶装置、情報処理システム、および、それらにおける処理方法 | |
JP2006011533A (ja) | メモリカード、半導体装置、及び半導体メモリの制御方法 | |
JP5885651B2 (ja) | アドレス生成回路 | |
CN211878599U (zh) | 应用于现场可编辑门阵列fpga的仿真验证系统 | |
US9373369B1 (en) | Data storage device and operating method thereof | |
JP2010026584A (ja) | メモリコントローラおよび不揮発性記憶装置 | |
WO2016056290A1 (ja) | メモリコントローラ、メモリシステム、記憶装置、情報処理システムおよび記憶制御方法 | |
CN109471809B (zh) | 一种芯片的flash加密保护方法、装置、flash控制器及芯片 | |
JP5913735B2 (ja) | プログラム状態とデータパターンとの間のマッピング | |
TWI662473B (zh) | 資料儲存裝置的映像檔製作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20161104 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170425 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170509 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6143925 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |