JP5038581B2 - Gap tuning for surface micromachined structures in epitaxial reactors - Google Patents

Gap tuning for surface micromachined structures in epitaxial reactors Download PDF

Info

Publication number
JP5038581B2
JP5038581B2 JP2003435064A JP2003435064A JP5038581B2 JP 5038581 B2 JP5038581 B2 JP 5038581B2 JP 2003435064 A JP2003435064 A JP 2003435064A JP 2003435064 A JP2003435064 A JP 2003435064A JP 5038581 B2 JP5038581 B2 JP 5038581B2
Authority
JP
Japan
Prior art keywords
layer
device
gap
deposited
method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2003435064A
Other languages
Japanese (ja)
Other versions
JP2004209640A (en
Inventor
パートリッジ アーロン
ルッツ マルクス
Original Assignee
ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツングRobert Bosch Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US10/334463 priority Critical
Priority to US10/334,463 priority patent/US6808953B2/en
Application filed by ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツングRobert Bosch Gmbh filed Critical ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツングRobert Bosch Gmbh
Publication of JP2004209640A publication Critical patent/JP2004209640A/en
Application granted granted Critical
Publication of JP5038581B2 publication Critical patent/JP5038581B2/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00023Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
    • B81C1/00055Grooves
    • B81C1/00063Trenches
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81BMICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B3/00Devices comprising flexible or deformable elements, e.g. comprising elastic tongues or membranes
    • B81B3/0064Constitution or structural means for improving or controlling the physical properties of a device
    • B81B3/0086Electrical characteristics, e.g. reducing driving voltage, improving resistance to peak voltage
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0111Bulk micromachining
    • B81C2201/0112Bosch process
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00Forming microstructural systems
    • B81C2203/01Packaging MEMS
    • B81C2203/0136Growing or depositing of a covering layer
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00Forming microstructural systems
    • B81C2203/01Packaging MEMS
    • B81C2203/0145Hermetically sealing an opening in the lid

Description

  The present invention relates to the manufacture of micromechanical structures, and in particular to a method for narrowing the gap between micromachined structures in a device during manufacture in an epitaxial reactor.

Methods for depositing structural layers during the manufacture of surface micromachined devices sometimes involve the use of epitaxial reactors. Epitaxy is for forming a monocrystalline layer of silicon on one crystal substrate and for forming a polycrystalline silicon layer on another substrate material, eg for forming a SiO 2 film on a silicon substrate. Is a process. The epitaxy reactor is operated at precisely controlled temperature and environmental conditions to ensure uniform deposition and chemical composition of the layers deposited on the target substrate. In addition to precise control, the use of an epitaxial reactor allows for the build-up of layers on the substrate at a significantly higher rate than is normally found in LPCVD (low pressure chemical vapor deposition) systems.

  US Pat. No. 6,318,175 describes an approach for using epitaxial deposition to form a micromachined device such as a rotational sensor.

  The micromachining operation or similar process provides an acceptable product for many applications, but some applications can produce a finer width gap on the device than can be provided by this process. Required between the micromachined elements. Some applications require, for example, obtaining higher operating capacitance and / or electrostatic force between micromachined structures. Attempts have been made to etch very narrow trenches to obtain the desired narrow gap, but these methods require slower etch rates, have limited aspect ratios, and allow lithography and etching processes. Subject to restrictions. Similarly, germanium is provided to form narrow gaps, but this process has process compatibility limitations.

That is, there is a need for a method of manufacturing a device that provides a product with an inter-element gap that is precisely defined or “tuned” to meet device design objectives while still maintaining satisfactory manufacturing speed. .
US Pat. No. 6,318,175

  Accordingly, it is an object of the present invention to provide a method for tuning a gap between multiple faces of at least one micromechanical element on a device and a device formed by such a method.

In accordance with an exemplary embodiment of the present invention, a method for accurately controlling a gap between micromechanical elements on a device or “gap tuning” includes a substrate layer comprising, for example, single crystal silicon or a SiGe mixture. Start with the micromechanical device formed in A sacrificial layer made of, for example, SiO 2 is deposited on the substrate layer. For example, a functional layer comprising epitaxially deposited silicon is etched after being provided to define a micromechanical structure or device thereon.

Once the micromechanical structure or device elements are defined in the functional and sacrificial layers, in-situ cleaning of the device in the epitaxial reactor is performed. Cleaning is performed using hydrogen (H 2 ) to remove surface oxides and / or hydrochloric acid (HCl) to remove silicon residues and surface defects resulting from the trench etch process. Following the cleaning step, by selectively depositing an epitaxially grown layer of silicon on the surface of the partially completed device, in particular on the side of the pre-etched trench defining micromechanical elements in the functional layer. , Gap tuning is performed. As the gap tuning layer is deposited, the gap width is monitored using, for example, an optical endpoint detection system. Gap tuning deposition is stopped when the gap between elements is narrowed to the desired degree.

  Accurate control of the gap width between micromechanical elements on the device in the form provides several advantages: easy compatibility with epitaxial environments and standard epitaxy equipment; in epitaxial reactors High production rate due to the high layer deposition rate achieved; easy to use to deposit different materials including single crystal silicon, polycrystalline silicon, SiGe mixture, pure germanium or silicon carbide on micromachined devices It is very compatible. Furthermore, it is doped in situ at the deposition site.

In accordance with exemplary embodiments of the present invention, a method for gap tuning a micromachined structure or device is provided. As shown in cross section in FIG. 1a, the partially formed device is based on a substrate layer 1 made of, for example, substrate silicon, on which a sacrificial layer 2 made of, for example, SiO 2 is subjected to low-temperature oxidation. Deposited or thermally grown in an object (LTO) process. FIG. 1b shows a cross-sectional view of the substrate / sacrificial layer combination of FIG. 1a after a pattern of holes or open areas 3 has been formed in the sacrificial layer 2 using an etching technique. Etching techniques, for example, provide a photosensitive material on a sacrificial layer, provide a mask with a desired etching pattern on the photosensitive material, expose the masked surface, and then expose the photosensitive material. This is done by providing an etchant to remove the sacrificial SiO 2 below the exposed portions and thus the exposed portions. FIG. 1c shows a top view of the partially formed device of FIG. 1b, showing the holes defined through the sacrificial layer 2 by the etching process. The cross-sectional view of FIG. 1b is taken along line IB-IB of FIG. 1c.

The partially formed device then receives a functional layer 4 deposited, for example, epitaxially on silicon, as shown in cross-sectional view 1d. The portion 5 of the functional layer 4 formed on the SiO 2 has a polycrystalline structure, whereas the portion 6 of the functional layer 4 formed on the silicon substrate layer 1 has a single crystal structure. As shown in FIG. 1e, the functional layer 4 is etched in this manner to define micromechanical structures or devices in the functional layer 4. This etching includes a deep and narrow trench 7 etched into the exposed portion of the photosensitive material and the polycrystalline silicon of the functional layer 4 located therebelow. In some cases, the trench etching process penetrates the functional layer 4 up to the SiO 2 of the sacrificial layer 2.

FIG. 1f is a plan view of a partially formed device showing a micromechanical element 8 defined by an etched trench. The cross-sectional views shown in FIGS. 1d and 1e are both taken along the IE-IE line, which also corresponds to the IB-IB line in FIG. 1c. A flexible beam portion 9 of the micromechanical element 8 is shown in FIG. 1 e as extending from the base portion 10 of the micromechanical element 8. While the base portion 10 is firmly fixed to the silicon substrate 1, the flexible beam portion 9 is placed on the SiO 2 layer 11 of the sacrificial layer 2 located below, and thus is constrained by this layer 11. Has been. This layer of sacrificial material needs to be removed in order to release the flexible beam 9, so that it will flex from a rest position during operation of the micromechanical device. In the exemplary embodiment, after the flexure beam 9 is released, the flexure beam is free to flex in a direction perpendicular to the longitudinal axis. This movement changes the gap 7 between the beams, which itself causes a detectable change in capacitance between the beams.

Using a partially formed device manufactured to the point of having a trench 7 etched through the functional layer 4, the width of the gap between the micromechanical elements 8 is precisely changed to the desired gap. The process is done. If a SiO 2 hard mask is present as a result of previous device fabrication steps, the mask may remain in place on the device. This is because the mask is removed during subsequent micromechanical element release steps and minimizes filling material deposition on the top surface of the device where no filling material is required.

After the cleaning step, the gap tuning process continues with the deposition of an epitaxially grown layer of material such as single crystal silicon, polycrystalline silicon, germanium and / or SiGe on the partially formed device. The advantageous selection of the epitaxially deposited material is determined by the nature of the material to be coated and the gap geometry to be narrowed. For example, the functional layer is formed from single crystal silicon. Advantageous gap narrowed materials in the epitaxial environment, are transported with H 2 stream. Temperature, pressure, environmental parameters of H 2 stream including chemical composition of the gap narrowing materials is varied to achieve selective deposition of the gap narrowing material to various regions of the device. For example, if silicon is deposited to narrow the trench 7, one of silane, dichlorosilane, or trichlorosilane is provided. In order to make the silicon deposition more selective, that is, silicon is deposited on the surface of the micromechanical element 8 formed in the functional layer 4 but not on the exposed surface of the sacrificial layer 2 SiO 2. May contain HCl.

A diagram of this selective deposition is shown in FIG. 2a. FIG. 2a is a partial cross-sectional view of the device taken along line IIA-IIA shown in FIG. 1f. FIG. 2 a shows an arrangement of micromechanical elements 8 separated from each other and from individual adjacent sections of the functional layer 4 by trenches 7. Prior to initiating the gap narrowing process, the trench 7 is wider than desired, as indicated by the width indicated by arrow 12. When deposition of the gap narrowing material is started, the material begins to build up the deposition layer 13 on the top surface of the functional layer 4 and the micromechanical element 8 and on the vertical side of the trench 7. The thickness of the deposited layer 13 increases as the epitaxial deposition process proceeds until the desired thickness corresponding to the desired interelement gap 14 is achieved. In this exemplary embodiment, no gap narrowing material is deposited on the trench bottom 15 because the sacrificial layer 2 is made of SiO 2 and the process parameters are controlled to provide selective deposition. In other words, the process parameters are adjusted to produce a selective deposition in which the gap narrowing material is deposited on the functional layer but not on the sacrificial (SiO 2 ) layer. This ensures that the part of the sacrificial layer 11 located below the micromechanical element 8 remains exposed to facilitate possible subsequent removal to release the micromechanical element 8. To do.

  The termination of the epitaxial deposition of the narrowing material can be controlled in various ways. For example, the gap narrowing deposition process may proceed stepwise, in which case it is periodically stopped to allow a close inspection of the degree of gap narrowing achieved so far. Advantageously, gap narrowing material deposition may be completed in one step, in which case the gap width is periodically or continuously monitored during the formation of the deposited layer 13. Such gap width monitoring and deposition termination control during the process may be performed by an optical endpoint monitoring system. An optical system suitable for use with the present invention detects the gap thickness, for example, by looking at the interference pattern of reflected light from the device surface. Alternatively, as in the exemplary embodiment shown in FIG. 2 b, the optical system compares the reflected light from the higher surface 16 with the reflected light from the lower surface 17 at the bottom of the trench 7. .

An example of non-selective deposition according to an exemplary embodiment of the present invention is shown in FIG. FIG. 3 is a partial cross-sectional view of the device taken along line IIA-IIA shown in FIG. 1f. FIG. 3 shows an arrangement of micromechanical elements 8 separated from each other and from individual adjacent sections of the functional layer 4 by trenches 7. The deposition of the gap narrowing material results in a buildup of the deposited layer 13 on the upper surface of the functional layer 4 and the micromechanical element 8 and on the vertical side of the trench 7. In this exemplary embodiment, it is controlled to provide non-selective deposition and thus deposition of narrowing material at all locations. Thus, the gap narrowing material is deposited at the trench bottom 15 because the sacrificial layer 2 is made of SiO 2 and the process parameters are controlled to provide non-selective deposition. Furthermore, FIG. 3 shows the result of a very even deposition, so that the deposition of the narrowing material is uniform at the top (part 19a) and the trench bottom 15 (part 19b). For alternative, non-uniform deposition, the deposition rate is higher at the top (portion 19a) than at the trench bottom 15 (portion 19b). For removing the portion 19b of the deposited layer 13 at the bottom of the trench 7 and the portion 19a at the top of the micromechanical element 8 while leaving the portion 20 of the deposited layer 13 disposed on the vertical side wall of the micromechanical element 8 The method is desirable. FIG. 3 illustrates an exemplary method for removing portions 19a and 19b of the deposited layer 13 by sputtering. Sputtering involves ionizing particles, such as argon, in a plasma region above the surface of the device and accelerating the ions in the direction of arrow 21 in an electrostatic field. The ions then impinge on the surface of the device, thereby imparting mechanical energy to the surface of the device and knocking out particles from the surface. Therefore, this sputtering has the effect of removing the material almost uniformly from the surface perpendicular to the arrow 21. Thus, the vertical side walls of the micromechanical element 8 remain relatively untouched by the ions and thus retain some or all of the portion 20 of the deposited layer 13.

  When the gap narrowing process is complete, the micromechanical element 8 is released from the underlying column of sacrificial layer material using any method. After gap tuning, metal may be added to the device before the micromechanical element release process step.

  In an alternative exemplary embodiment, an SOI (Silicon On Insulator) wafer is used. The insulating layer of the SOI wafer forms a sacrificial layer, and the upper silicon layer of the SOI wafer forms an upper layer.

FIG. 4 is a flowchart illustrating the execution of details of an exemplary method for tuning the gap between the micromechanical elements and releasing the micromechanical elements from the underlying sacrificial layer. The process method begins at step 100 with a device having trenches etched to define micromechanical structures or device elements. In step 110, which is an optional step in the method, residual material from the trench etch process is removed. Step 110 is followed by step 120, where the device is placed in an epitaxial reactor. After step 120, step 130 is performed to remove residual oxide from the surface of the remaining micromechanical device by exposing the surface of the device to H 2 gas after the trench formation process and / or of the trench formation process. Residual silicon residues are then removed by exposing the device surface to HCl. Alternatively, step 130 may be omitted and the flow may proceed directly from step 120 to step 140. Step 140 is followed by step 140, where gap narrowing material is epitaxially deposited on selected surfaces of the device until the desired gap width between elements is obtained. After step 140, the device is removed from the epitaxial reactor. Step 150 removes the exposed sacrificial layer material by flowing HF gas over the device. Step 150 is also optional depending on the desired device, so the flow may proceed directly from step 140 to step 160. Step 160 represents the end of the micromechanical element gap tuning and release phase portion of the micromachined device manufacturing process.

  FIG. 5 shows a handle wafer 51, which may be a silicon wafer, which comprises a device layer 52 that is located above the handle wafer 51 and defines a cavity filled with a sacrificial material 54. ing. An envelope layer 53 is disposed over the device layer 52 and has a hole 55 connected to the sacrificial layer material 54. Hole 55 may be gap tuned by depositing gap tuning layer 57 in the manner described above. In subsequent process steps, the sacrificial layer is etched or released using any suitable technique. In this form, an exemplary device having a number of functional layers and a number of sacrificial layers is constructed, which has a hole 55 and a device 56 tuned by a gap tuning layer 57. In an alternative exemplary embodiment, more sacrificial layers and more functional layers may be disposed above the envelope layer 53.

  Although the present invention has been described in connection with the exemplary embodiments, the exemplary embodiments are exemplary in nature and limit the protection scope of the invention as set forth in the appended claims. It should be readily apparent to those skilled in the art that it should not be construed as.

FIG. 6 is a cross-sectional view illustrating one stage of preparation of an exemplary micromachined device. FIG. 6 is a cross-sectional view illustrating one stage of preparation of an exemplary micromachined device. FIG. 6 is a plan view illustrating one stage of preparation of an exemplary micromachined device. FIG. 6 is a cross-sectional view illustrating one stage of preparation of an exemplary micromachined device. FIG. 6 is a cross-sectional view illustrating one stage of preparation of an exemplary micromachined device. FIG. 6 is a plan view illustrating one stage of preparation of an exemplary micromachined device. Fig. 4 illustrates an exemplary embodiment of the present invention showing the addition of material to an exemplary micromachined device. Fig. 3 illustrates an exemplary method for detecting a desired inter-element gap width. FIG. 3 illustrates the exemplary embodiment of FIGS. 2a and 2b with sputtering to remove unwanted epitaxially deposited material. FIG. 6 is a flowchart illustrating steps for achieving a desired inter-element gap width, in accordance with an exemplary embodiment of the present invention. 1 is a cross-sectional view of an exemplary device having multiple layers.

Explanation of symbols

  DESCRIPTION OF SYMBOLS 1 Substrate layer, 2 Sacrificial layer, 3 Open area, 4 Functional layer, 7 Trench, 8 Micro mechanical element, 9 Deflection beam part, 10 Base part, 11 layer, 13 Deposition layer, 14 Interelement gap, 15 Trench bottom part, 16 Higher surface, 17 lower surface, 19a, 19b part, 20 part, 51 handle wafer, 52 device layer, 53 envelope layer, 54 sacrificial layer material, 55 holes, 56 device, 57 gap tuning layer

Claims (36)

  1. In a method for tuning a gap between a plurality of faces of at least one micromechanical element on a device having a substrate layer and a sacrificial layer deposited on at least a first portion of the substrate layer,
    Etching the contour of at least one micromechanical element in the upper layer of the device, the contour defining at least two opposite surfaces of the plurality of surfaces of the at least one micromechanical element;
    In the epitaxial reactor, a gap narrowing layer is selectively deposited on at least two opposing surfaces of the plurality of surfaces, but not on the sacrificial layer,
    Between the surfaces of at least one micromechanical element on the device, wherein the gap between at least two of the surfaces facing each other is narrowed by a gap narrowing layer To tune the gap.
  2.   The method of claim 1, wherein the gap narrowing layer comprises a silicon layer.
  3.   The method of claim 1, wherein the gap narrowing layer comprises a germanium layer.
  4.   The method of claim 1, wherein the gap narrowing layer comprises a silicon / germanium layer.
  5. The device is
    The method of claim 1, comprising a functional layer deposited on at least a second portion of the sacrificial layer to form an upper layer.
  6. The sacrificial layer comprises silicon dioxide;
    6. The method of claim 5, wherein during the deposition of the gap narrowing layer, deposition on the sacrificial layer is selectively avoided by adjusting at least one of temperature, pressure and gas composition of the epitaxial reactor.
  7.   The method of claim 6, wherein the gas composition of the epitaxial reactor comprises at least one compound of bromine, chlorine, fluorine or hydrogen.
  8. 6. The method of claim 5, comprising at least one of providing an additional sacrificial layer; or providing an additional functional layer.
  9.   9. The method of claim 8, wherein at least one of providing an additional sacrificial layer or providing an additional functional layer is performed prior to the contour etching operation.
  10.   The method of claim 8, comprising etching a further sacrificial layer.
  11.   The method of claim 1, wherein the device comprises an SOI wafer, an insulating layer of the SOI wafer forms a sacrificial layer, and an upper silicon layer of the SOI wafer forms an upper layer.
  12. Further deposition work
    Entraining one of silane, dichlorosilane or trichlorosilane in the H 2 stream;
    The method of claim 1, comprising passing a H 2 stream over the device.
  13. In addition, detect the remaining gap width;
    The method of claim 1, comprising terminating the deposition of the gap narrowing layer when the remaining gap width is approximately equal to the desired gap width.
  14. In a method for tuning a gap between a plurality of faces of at least one micromechanical element on a device,
    Etching the contour of at least one micromechanical element in the upper layer of the device, the contour defining at least two opposite surfaces of the plurality of surfaces of the at least one micromechanical element;
    Depositing a gap narrowing layer on at least two opposite faces of the plurality of faces in the epitaxial reactor;
    The gap between at least two facing surfaces of the plurality of surfaces is narrowed by a gap narrowing layer, and the detection operation detects the remaining gap width using an optical detector. A method for tuning a gap between a plurality of faces of at least one micromechanical element on a device.
  15.   The method of claim 14, wherein the optical detector detects an interference pattern from light refracted from the device.
  16. An optical detector detects a first light reflection reflected from a higher surface of the device and a second light reflection reflected from a lower surface of the device;
    The first light reflection includes at least one of a first light intensity and a first light phase;
    The second light reflection includes at least one of a second light intensity and a second light phase;
    The method of claim 14, wherein a ratio of the first light reflection and the second light reflection is determined.
  17.   The method of claim 1, wherein depositing the gap narrowing layer comprises a selective deposition process.
  18.   The method of claim 1, wherein depositing the gap narrowing layer comprises a uniform deposition process.
  19. A substrate layer;
    A sacrificial layer deposited on at least a first portion of the substrate layer;
    A top layer having at least two opposing faces;
    At least two layers deposited selectively epitaxially, each of the at least two layers deposited epitaxially being disposed on each one of at least two opposite faces, The total thickness of the at least two layers deposited on the tune the gap between the at least two opposite faces;
    Device, characterized in that the sacrificial layer does not have an epitaxial deposition.
  20.   20. The device of claim 19, wherein at least one of the at least two layers deposited epitaxially comprises at least one of a silicon layer, a germanium layer, or a silicon / germanium layer.
  21.   20. The device of claim 19, wherein the at least two opposed surfaces define at least one micromechanical element in the upper layer of the device.
  22.   20. The device of claim 19, wherein the top layer includes at least one functional layer epitaxially deposited on at least a second portion of the sacrificial layer.
  23. Another sacrificial layer is provided below the substrate layer,
    23. The device of claim 22, wherein the additional sacrificial layer is released from the substrate layer by exposing the device to gaseous hydrogen.
  24. The sacrificial layer comprises silicon dioxide;
    23. The device of claim 22, wherein during deposition of the narrowing layer, deposition on the sacrificial layer is selectively avoided by adjusting at least one of temperature, pressure, or gas composition of the epitaxial reactor.
  25.   20. The device of claim 19, further comprising an SOI wafer, wherein the insulating layer forms a sacrificial layer and the upper silicon layer forms an upper layer.
  26. At least one of the at least two layers deposited epitaxially is deposited in an environment comprising one of silane, dichlorosilane, or trichlorosilane, and one of said silane, dichlorosilane, or trichlorosilane. One, but is entrained in the H 2 stream, the device of claim 19 wherein the.
  27.   The device of claim 19, wherein the at least two layers deposited epitaxially are deposited in an epitaxy reactor environment.
  28.   The device of claim 19, wherein the gap between the at least two opposed surfaces defines a desired gap width for at least one micromechanical element disposed on the device.
  29.   20. The device of claim 19, wherein the at least two layers deposited epitaxially are deposited in a single process operation.
  30. The device of claim 19, wherein a substrate is provided and two opposing surfaces extend over the exposed portion of the substrate.
  31. A substrate is provided,
    An upper layer is provided having at least two facing surfaces and a gap between the facing surfaces;
    An epitaxial layer is provided that is selectively deposited on each of the two opposing surfaces, but not at least in the portion of the substrate below the gap, the epitaxial layer being formed on at least two opposing surfaces. A device, characterized in that it is configured to tune the gap between.
  32. In a method of manufacturing a device,
    Deposit a sacrificial layer on the substrate,
    Etching the pattern of holes in the sacrificial layer, thereby exposing portions of the substrate,
    A functional layer is epitaxially deposited on the sacrificial layer and the exposed portion of the substrate;
    Etching a trench to the sacrificial layer in at least some portions of the functional layer deposited on the sacrificial layer, thereby forming micromechanical elements with gaps between each micromechanical element mounted on the substrate And a beam placed on the sacrificial layer,
    A gap narrowing layer is selectively epitaxially deposited on the micromechanical element, but not on the sacrificial layer, so that for each micromechanical element, at least the upper surface of the micromechanical element and the upper surface from the sacrificial layer. A vertical surface extending upward to the
    Removing the gap narrowing layer deposited on the upper surface of the micromechanical element;
    After deposition of the gap narrowing layer, the micromechanical elements are released from the sacrificial layer so that each beam is free to flex from its rest position in a direction perpendicular to the longitudinal axis of the beam when the device is in operation. A method of manufacturing a device, wherein the deflection causes a change in a gap between a beam and an adjacent beam.
  33. Deposited portion of the functional layer on the sacrificial layer has a polycrystalline structure, the deposited portion of the functional layer on the exposed portion of the substrate has a single crystal structure, according to claim 32 The method described.
  34. 35. The method of claim 32 , wherein the gap narrowing layer is selectively deposited such that the gap narrowing layer is not deposited at least on the portion of the sacrificial layer extending between the micromechanical elements.
  35. 33. The method of claim 32 , wherein removing the portion of the gap narrowing layer deposited on the top surface of the micromechanical element is performed by sputtering including accelerating ions in a direction perpendicular to the top surface.
  36. 35. The method of claim 32 , wherein the residual material of the step of etching the trench from the surface of the device is removed prior to the step of epitaxially depositing the gap narrowing layer.
JP2003435064A 2002-12-31 2003-12-26 Gap tuning for surface micromachined structures in epitaxial reactors Active JP5038581B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/334463 2002-12-31
US10/334,463 US6808953B2 (en) 2002-12-31 2002-12-31 Gap tuning for surface micromachined structures in an epitaxial reactor

Publications (2)

Publication Number Publication Date
JP2004209640A JP2004209640A (en) 2004-07-29
JP5038581B2 true JP5038581B2 (en) 2012-10-03

Family

ID=32507379

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2003435064A Active JP5038581B2 (en) 2002-12-31 2003-12-26 Gap tuning for surface micromachined structures in epitaxial reactors
JP2012054950A Active JP5362060B2 (en) 2002-12-31 2012-03-12 Gap tuning for surface micromachined structures in epitaxial reactors

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2012054950A Active JP5362060B2 (en) 2002-12-31 2012-03-12 Gap tuning for surface micromachined structures in epitaxial reactors

Country Status (3)

Country Link
US (2) US6808953B2 (en)
EP (1) EP1435336A3 (en)
JP (2) JP5038581B2 (en)

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7123216B1 (en) * 1994-05-05 2006-10-17 Idc, Llc Photonic MEMS and structures
WO1999052006A2 (en) 1998-04-08 1999-10-14 Etalon, Inc. Interferometric modulation of radiation
US8928967B2 (en) 1998-04-08 2015-01-06 Qualcomm Mems Technologies, Inc. Method and device for modulating light
US7532377B2 (en) * 1998-04-08 2009-05-12 Idc, Llc Movable micro-electromechanical device
WO2003007049A1 (en) * 1999-10-05 2003-01-23 Iridigm Display Corporation Photonic mems and structures
US7297471B1 (en) * 2003-04-15 2007-11-20 Idc, Llc Method for manufacturing an array of interferometric modulators
TW570896B (en) 2003-05-26 2004-01-11 Prime View Int Co Ltd A method for fabricating an interference display cell
TW200506479A (en) * 2003-08-15 2005-02-16 Prime View Int Co Ltd Color changeable pixel for an interference display
US7476327B2 (en) * 2004-05-04 2009-01-13 Idc, Llc Method of manufacture for microelectromechanical devices
TWI233916B (en) * 2004-07-09 2005-06-11 Prime View Int Co Ltd A structure of a micro electro mechanical system
EP1855142A3 (en) * 2004-07-29 2008-07-30 Idc, Llc System and method for micro-electromechanical operating of an interferometric modulator
US7554714B2 (en) * 2004-09-27 2009-06-30 Idc, Llc Device and method for manipulation of thermal response in a modulator
US7936497B2 (en) * 2004-09-27 2011-05-03 Qualcomm Mems Technologies, Inc. MEMS device having deformable membrane characterized by mechanical persistence
US7420725B2 (en) * 2004-09-27 2008-09-02 Idc, Llc Device having a conductive light absorbing mask and method for fabricating same
US8008736B2 (en) 2004-09-27 2011-08-30 Qualcomm Mems Technologies, Inc. Analog interferometric modulator device
US7302157B2 (en) * 2004-09-27 2007-11-27 Idc, Llc System and method for multi-level brightness in interferometric modulation
US7372613B2 (en) 2004-09-27 2008-05-13 Idc, Llc Method and device for multistate interferometric light modulation
US7327510B2 (en) * 2004-09-27 2008-02-05 Idc, Llc Process for modifying offset voltage characteristics of an interferometric modulator
US7289259B2 (en) 2004-09-27 2007-10-30 Idc, Llc Conductive bus structure for interferometric modulator array
US7719500B2 (en) 2004-09-27 2010-05-18 Qualcomm Mems Technologies, Inc. Reflective display pixels arranged in non-rectangular arrays
US7564612B2 (en) * 2004-09-27 2009-07-21 Idc, Llc Photonic MEMS and structures
US7321456B2 (en) * 2004-09-27 2008-01-22 Idc, Llc Method and device for corner interferometric modulation
US7944599B2 (en) 2004-09-27 2011-05-17 Qualcomm Mems Technologies, Inc. Electromechanical device with optical function separated from mechanical and electrical function
US7304784B2 (en) * 2004-09-27 2007-12-04 Idc, Llc Reflective display device having viewable display on both sides
US7893919B2 (en) * 2004-09-27 2011-02-22 Qualcomm Mems Technologies, Inc. Display region architectures
EP2495212A3 (en) 2005-07-22 2012-10-31 QUALCOMM MEMS Technologies, Inc. Mems devices having support structures and methods of fabricating the same
KR20080040715A (en) 2005-07-22 2008-05-08 콸콤 인코포레이티드 Support structure for mems device and methods therefor
JP2009503564A (en) * 2005-07-22 2009-01-29 クアルコム,インコーポレイテッド Support structure for MEMS device and method thereof
US20090087967A1 (en) * 2005-11-14 2009-04-02 Todd Michael A Precursors and processes for low temperature selective epitaxial growth
US7795061B2 (en) 2005-12-29 2010-09-14 Qualcomm Mems Technologies, Inc. Method of creating MEMS device cavities by a non-etching process
US7916980B2 (en) 2006-01-13 2011-03-29 Qualcomm Mems Technologies, Inc. Interconnect structure for MEMS device
US7866871B2 (en) * 2006-01-13 2011-01-11 Avery Dennison Corporation Light enhancing structures with a plurality of arrays of elongate features
US7382515B2 (en) 2006-01-18 2008-06-03 Qualcomm Mems Technologies, Inc. Silicon-rich silicon nitrides as etch stops in MEMS manufacture
US7550810B2 (en) * 2006-02-23 2009-06-23 Qualcomm Mems Technologies, Inc. MEMS device having a layer movable at asymmetric rates
US7450295B2 (en) 2006-03-02 2008-11-11 Qualcomm Mems Technologies, Inc. Methods for producing MEMS with protective coatings using multi-component sacrificial layers
US20070212833A1 (en) * 2006-03-13 2007-09-13 Macronix International Co., Ltd. Methods for making a nonvolatile memory device comprising a shunt silicon layer
US7623287B2 (en) * 2006-04-19 2009-11-24 Qualcomm Mems Technologies, Inc. Non-planar surface structures and process for microelectromechanical systems
US20070249078A1 (en) * 2006-04-19 2007-10-25 Ming-Hau Tung Non-planar surface structures and process for microelectromechanical systems
US7527996B2 (en) * 2006-04-19 2009-05-05 Qualcomm Mems Technologies, Inc. Non-planar surface structures and process for microelectromechanical systems
US7649671B2 (en) 2006-06-01 2010-01-19 Qualcomm Mems Technologies, Inc. Analog interferometric modulator device with electrostatic actuation and release
US7321457B2 (en) 2006-06-01 2008-01-22 Qualcomm Incorporated Process and structure for fabrication of MEMS device having isolated edge posts
US7835061B2 (en) 2006-06-28 2010-11-16 Qualcomm Mems Technologies, Inc. Support structures for free-standing electromechanical devices
US7385744B2 (en) * 2006-06-28 2008-06-10 Qualcomm Mems Technologies, Inc. Support structure for free-standing MEMS device and methods for forming the same
US7527998B2 (en) * 2006-06-30 2009-05-05 Qualcomm Mems Technologies, Inc. Method of manufacturing MEMS devices providing air gap control
DE102006032195A1 (en) * 2006-07-12 2008-01-24 Robert Bosch Gmbh Process for the preparation of MEMS structures
US7763546B2 (en) 2006-08-02 2010-07-27 Qualcomm Mems Technologies, Inc. Methods for reducing surface charges during the manufacture of microelectromechanical systems devices
US20080043315A1 (en) * 2006-08-15 2008-02-21 Cummings William J High profile contacts for microelectromechanical systems
US7563633B2 (en) * 2006-08-25 2009-07-21 Robert Bosch Gmbh Microelectromechanical systems encapsulation process
US20100140043A1 (en) * 2007-01-16 2010-06-10 Permo-Drive Technologies Ltd Drive Assembly For A Regenerative Drive System
US8536059B2 (en) 2007-02-20 2013-09-17 Qualcomm Mems Technologies, Inc. Equipment and methods for etching of MEMS
US7733552B2 (en) 2007-03-21 2010-06-08 Qualcomm Mems Technologies, Inc MEMS cavity-coating layers and methods
US7719752B2 (en) 2007-05-11 2010-05-18 Qualcomm Mems Technologies, Inc. MEMS structures, methods of fabricating MEMS components on separate substrates and assembly of same
US7569488B2 (en) * 2007-06-22 2009-08-04 Qualcomm Mems Technologies, Inc. Methods of making a MEMS device by monitoring a process parameter
WO2009019316A2 (en) * 2007-08-08 2009-02-12 Interuniversitair Microelektronica Centrum Vzw Method for forming mems structures comprising narrow gaps
WO2009036215A2 (en) * 2007-09-14 2009-03-19 Qualcomm Mems Technologies, Inc. Etching processes used in mems production
US7863079B2 (en) 2008-02-05 2011-01-04 Qualcomm Mems Technologies, Inc. Methods of reducing CD loss in a microelectromechanical device
US7851239B2 (en) 2008-06-05 2010-12-14 Qualcomm Mems Technologies, Inc. Low temperature amorphous silicon sacrificial layer for controlled adhesion in MEMS devices
US7864403B2 (en) 2009-03-27 2011-01-04 Qualcomm Mems Technologies, Inc. Post-release adjustment of interferometric modulator reflectivity
JP2013524287A (en) 2010-04-09 2013-06-17 クォルコム・メムズ・テクノロジーズ・インコーポレーテッド Mechanical layer of electromechanical device and method for forming the same
US9134527B2 (en) 2011-04-04 2015-09-15 Qualcomm Mems Technologies, Inc. Pixel via and methods of forming the same
US8963159B2 (en) 2011-04-04 2015-02-24 Qualcomm Mems Technologies, Inc. Pixel via and methods of forming the same
US8659816B2 (en) 2011-04-25 2014-02-25 Qualcomm Mems Technologies, Inc. Mechanical layer and methods of making the same

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5164790A (en) * 1991-02-27 1992-11-17 Mcneil John R Simple CD measurement of periodic structures on photomasks
JPH05265547A (en) 1992-03-23 1993-10-15 Fuji Heavy Ind Ltd On-vehicle outside monitoring device
WO1994018697A1 (en) * 1993-02-04 1994-08-18 Cornell Research Foundation, Inc. Microstructures and single mask, single-crystal process for fabrication thereof
US5616514A (en) * 1993-06-03 1997-04-01 Robert Bosch Gmbh Method of fabricating a micromechanical sensor
US5739909A (en) * 1995-10-10 1998-04-14 Lucent Technologies Inc. Measurement and control of linewidths in periodic structures using spectroscopic ellipsometry
JP3679501B2 (en) * 1996-04-03 2005-08-03 株式会社ベルデックス The liquid crystal filling system
US5637189A (en) * 1996-06-25 1997-06-10 Xerox Corporation Dry etch process control using electrically biased stop junctions
JP3128201B2 (en) * 1996-11-19 2001-01-29 壺坂電機株式会社 Gap measuring method and apparatus of the shadow mask and the phosphor surface
US5867276A (en) * 1997-03-07 1999-02-02 Bio-Rad Laboratories, Inc. Method for broad wavelength scatterometry
JPH11238902A (en) * 1998-02-19 1999-08-31 Nec Corp Semiconductor photodetector and manufacture thereof
WO2000042231A2 (en) * 1999-01-15 2000-07-20 The Regents Of The University Of California Polycrystalline silicon germanium films for forming micro-electromechanical systems
AU6857701A (en) * 2000-06-22 2002-01-02 Massachusetts Inst Technology Etch stop layer system
US6238946B1 (en) * 1999-08-17 2001-05-29 International Business Machines Corporation Process for fabricating single crystal resonant devices that are compatible with integrated circuit processing
US6627965B1 (en) * 2000-02-08 2003-09-30 Boston Microsystems, Inc. Micromechanical device with an epitaxial layer
US6429943B1 (en) * 2000-03-29 2002-08-06 Therma-Wave, Inc. Critical dimension analysis with simultaneous multiple angle of incidence measurements
DE10017976A1 (en) * 2000-04-11 2001-10-18 Bosch Gmbh Robert The micromechanical component and corresponding production method
US6643557B1 (en) * 2000-06-09 2003-11-04 Advanced Micro Devices, Inc. Method and apparatus for using scatterometry to perform feedback and feed-forward control
US6538798B2 (en) * 2000-12-11 2003-03-25 Axsun Technologies, Inc. Process for fabricating stiction control bumps on optical membrane via conformal coating of etch holes
DE10105187A1 (en) * 2001-02-06 2002-08-08 Bosch Gmbh Robert A method for producing surface micromechanical structures and sensor
DE10106715A1 (en) * 2001-02-14 2002-08-22 Bosch Gmbh Robert Micromechanical component and method for its preparation
DE10123039A1 (en) * 2001-05-11 2002-11-21 Bosch Gmbh Robert Sensor arrangement used as a micromechanical sensor comprises a sensor section to deliver sensor signals, and a covering section arranged on the sensor section to form a hermetically sealed sensor inner chamber
US20030015729A1 (en) * 2001-07-19 2003-01-23 Motorola, Inc. Structure and method for fabricating dielectric resonators on a compliant substrate

Also Published As

Publication number Publication date
EP1435336A3 (en) 2005-12-28
JP2004209640A (en) 2004-07-29
US20040124483A1 (en) 2004-07-01
US20050014374A1 (en) 2005-01-20
US7507669B2 (en) 2009-03-24
EP1435336A2 (en) 2004-07-07
JP5362060B2 (en) 2013-12-11
US6808953B2 (en) 2004-10-26
JP2012106340A (en) 2012-06-07

Similar Documents

Publication Publication Date Title
Lee et al. Dry release for surface micromachining with HF vapor-phase etching
US5723353A (en) Process for manufacturing a sensor
US7056757B2 (en) Methods of forming oxide masks with submicron openings and microstructures formed thereby
US5690841A (en) Method of producing cavity structures
Shaw et al. SCREAM I: a single mask, single-crystal silicon, reactive ion etching process for microelectromechanical structures
US20020052113A1 (en) Two etchant etch method
JP4475548B2 (en) Method and apparatus for manufacturing micromechanical devices
DE10065013B4 (en) Method for producing a micromechanical component
US5883012A (en) Method of etching a trench into a semiconductor substrate
EP0413041A1 (en) Method of producing micromechanical sensors for the AFM/STM profilometry and micromechanical AFM/STM sensor head
US20020017132A1 (en) Micro-machining
US6913941B2 (en) SOI polysilicon trench refill perimeter oxide anchor scheme
US6458615B1 (en) Method of fabricating micromachined structures and devices formed therefrom
JP2009510750A (en) Method for accelerated etching of silicon
US5885468A (en) Micromechanical component and production method
US8464418B2 (en) Method for temperature compensation in MEMS resonators with isolated regions of distinct material
Walker Comparison of Bosch and cryogenic processes for patterning high-aspect-ratio features in silicon
EP0683921B1 (en) Microstructures and single mask, single-crystal process for fabrication thereof
US6787052B1 (en) Method for fabricating microstructures with deep anisotropic etching of thick silicon wafers
US5982709A (en) Acoustic transducers and method of microfabrication
US6582985B2 (en) SOI/glass process for forming thin silicon micromachined structures
JP4276708B2 (en) Method for manufacturing a rate sensor
US20060170012A1 (en) Micromechanical component and suitable method for its manufacture
US6646314B2 (en) Method for producing a micromechanical structure and a micromechanical structure
EP1420438A2 (en) Method and apparatus for etching a deep trench

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061011

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091120

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100222

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100225

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100319

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100325

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100420

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100423

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100520

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101119

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110209

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110215

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110314

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110317

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110419

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110422

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110519

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20111111

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120312

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20120319

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120523

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120529

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120614

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120706

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150713

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250