JP5006518B2 - 集積回路の無線非接触試験 - Google Patents
集積回路の無線非接触試験 Download PDFInfo
- Publication number
- JP5006518B2 JP5006518B2 JP2005041756A JP2005041756A JP5006518B2 JP 5006518 B2 JP5006518 B2 JP 5006518B2 JP 2005041756 A JP2005041756 A JP 2005041756A JP 2005041756 A JP2005041756 A JP 2005041756A JP 5006518 B2 JP5006518 B2 JP 5006518B2
- Authority
- JP
- Japan
- Prior art keywords
- test
- integrated circuit
- data
- test data
- wireless
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
- G01R31/3025—Wireless interface with the DUT
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318572—Input/Output interfaces
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31905—Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
102a、102b 機能ブロック
104、210、310 試験アクセスメカニズム
105、216 無線インタフェース
106a、106b、232、234、236 試験構造
107、270 無線接続
210、310 スキャンチェーンローディングメカニズム
232、234、236 スキャンチェーン
Claims (8)
- 集積回路(100,200,300)であって、
前記集積回路が試験モードに設定されたときに試験すべき少なくとも2つの機能ブロック(102a,102b)と、
少なくとも2つの試験構造(106a,106b,232,234,236)であって、各々が、前記集積回路が試験モードに設定されたときに前記少なくとも2つの機能ブロックのうちの対応する機能ブロックを試験するように構成されていることからなる、少なくとも2つの試験構造と、
無線接続(107,270)を介して試験データを受信する無線インタフェース(105,216)と、
受信した前記試験データの前記試験構造への入力を制御する試験アクセスメカニズム(104,210,310)
を備え、
前記試験データは、各ビットが前記試験データを構成するところの複数のビットを有するフレームを構成し、単一のフレーム中の複数のビットのうちの少なくとも2つのビットが、それぞれの対応する機能ブロックを試験するために前記集積回路における異なるそれぞれの試験構造に提供されることからなる、集積回路。 - 前記試験構造(106a,106b,232,234,236)は、複数のスキャンチェーン(232,234,236)を含み、
前記試験アクセスメカニズム(104,210)は、受信した前記試験データのフレームの異なるビットを異なるそれぞれのスキャンチェーンに並列にロードするスキャンチェーン・ローディングメカニズム(210)を含む、請求項1に記載の集積回路。 - 前記試験構造(106a,106b,232,234,236)は、複数のスキャンチェーン(232,234,236)を含み、
前記試験アクセスメカニズム(104,210)は、受信した前記試験データのフレームの異なるビットを異なるそれぞれのスキャンチェーンに同時にロードするスキャンチェーン・ローディングメカニズム(310)を含む、請求項1に記載の集積回路。 - 集積回路(5a,5b,5n,100,200,300)を試験するシステム(1)であって、試験ステーション(2)を含み、該試験ステーション(2)が、
前記集積回路のための試験データの受信と、無線接続(107,270)を介したフレームの形態での前記試験データの送信を行なう無線インタフェース(3)であって、各フレームは、各ビットが前記試験データを構成するところの複数のビットを有することからなる、インタフェースと、
1以上の集積回路(5a,5b,5n,100,200,300)と
を含み、
前記集積回路(5a,5b,5n,100,200,300)のそれぞれが、
前記集積回路が試験モードに設定されたときに試験すべき複数の機能ブロック(102a,102b)と、
複数の試験構造(7a,7b,7n,106a,106b,232,234,236)であって、該試験構造の各々が、前記集積回路が試験モードに設定されたときに前記複数の機能ブロックのうちの対応する機能ブロックを試験するように構成されてなる、複数の試験構造と、
前記無線接続からフレームの形態で前記試験データを受信して抽出する無線インタフェース(4a,4b,4n,105,216)と、
受信された前記試験データの前記試験構造への入力を制御する試験アクセスメカニズム(104,210,310)
を備え、
それぞれの前記試験データに対応する前記複数のビットは、それぞれの対応する機能ブロックを試験するために前記集積回路における異なるそれぞれの試験構造に提供されることからなる、システム。 - 前記集積回路のうちの1以上における前記試験構造(106a,106b,232,234,236)が、複数のスキャンチェーン(232,234,236)を含み、
前記1以上の集積回路のそれぞれにおける前記試験アクセスメカニズムのそれぞれが、受信された前記試験データのフレームの異なるビットを前記異なるそれぞれのスキャンチェーン(232,234,236)に並列にロードするスキャンチェーンローディングメカニズム(210)を含む、請求項4に記載のシステム。 - 前記集積回路のうちの1以上における前記試験構造(7a,7b,7n,106a,106b,232,234,236)が、複数のスキャンチェーン(232,234,236)を含み、
前記1以上の集積回路のそれぞれにおける前記試験アクセスメカニズムのそれぞれが、受信された前記試験データのフレームの異なるビットをそれぞれ異なるスキャンチェーン(232,234,236)に同時にロードするスキャンチェーンローディングメカニズム(310)を含む、請求項4に記載のシステム。 - 集積回路を試験する方法であって、
試験データを取得するステップ(22)と、
前記試験データをフレームの形態で、無線インタフェース(3)を介し無線接続(6a,6b,6n,107,270)を介して試験対象である1以上の集積回路デバイス(5a,5b,5n,100,200,300)にそれぞれ送信するステップ(26)と
を含み、
各フレームは、各ビットが前記試験データを構成するところの複数のビットを有し、
試験対象である前記1以上の集積回路デバイスのそれぞれは、前記集積回路デバイスが試験モードに設定されたときに試験すべき複数の機能ブロック(102a,102b)と、前記集積回路デバイスが試験モードに設定されたときに前記複数の機能ブロックのうちの対応する機能ブロックを試験するように各試験構造が構成されてなる、複数の試験構造(7a,7b,7n,106a,106b,232,234,236)と、前記無線接続から前記試験データをフレームの形態で受信して抽出する無線インタフェース(4a,4b,4n,105,216)と、受信された前記試験データの前記試験構造への入力を制御する試験アクセスメカニズム(104,210,310)とを有し、
それぞれの前記試験データに対応する前記複数のビットは、それぞれの対応する機能ブロックを並列または同時に試験するために前記集積回路における異なるそれぞれの試験構造に提供される、方法。 - 前記1以上の集積回路デバイス(5a,5b,5n,100,200,300)のそれぞれから前記無線接続(6a,6b,6n,107,270)を介し前記無線インタフェース(3)を介して試験結果を受信するステップ(27)を含み、前記試験結果は、前記試験データを前記複数の機能ブロックへ供給することにより前記1つ以上の集積回路デバイスのそれぞれの前記複数の試験構造(7a,7b,7n,106a,106b,232,234,236)から戻される、請求項7に記載の方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/790906 | 2004-03-01 | ||
US10/790,906 US7181663B2 (en) | 2004-03-01 | 2004-03-01 | Wireless no-touch testing of integrated circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005249781A JP2005249781A (ja) | 2005-09-15 |
JP5006518B2 true JP5006518B2 (ja) | 2012-08-22 |
Family
ID=34887550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005041756A Expired - Fee Related JP5006518B2 (ja) | 2004-03-01 | 2005-02-18 | 集積回路の無線非接触試験 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7181663B2 (ja) |
JP (1) | JP5006518B2 (ja) |
DE (1) | DE102004053559A1 (ja) |
TW (1) | TWI343482B (ja) |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1538635B1 (en) * | 2003-11-26 | 2008-05-14 | Texas Instruments Incorporated | Scan testable first-in first-out architecture |
JP2007524088A (ja) | 2004-01-19 | 2007-08-23 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 検査アーキテクチャ及び方法 |
US7206982B1 (en) * | 2004-06-16 | 2007-04-17 | Arm Limited | Diagnostic mechanism for an integrated circuit |
US7253651B2 (en) * | 2004-12-21 | 2007-08-07 | Formfactor, Inc. | Remote test facility with wireless interface to local test facilities |
US20060198318A1 (en) * | 2005-02-01 | 2006-09-07 | Schondelmayer Adam H | Network diagnostic systems and methods for statistical triggering |
US20060200711A1 (en) * | 2005-02-01 | 2006-09-07 | Schondelmayer Adam H | Network diagnostic systems and methods for processing network messages |
US20060198312A1 (en) * | 2005-02-01 | 2006-09-07 | Schondelmayer Adam H | Network diagnostic systems and methods for altering the format and bandwidth of network messages |
US20060198319A1 (en) * | 2005-02-01 | 2006-09-07 | Schondelmayer Adam H | Network diagnostic systems and methods for aggregated links |
US7502965B2 (en) * | 2005-02-07 | 2009-03-10 | Broadcom Corporation | Computer chip set having on board wireless interfaces to support test operations |
US20060179374A1 (en) * | 2005-02-08 | 2006-08-10 | Gayle Noble | Wireless hardware debugging |
TWI264551B (en) * | 2005-05-04 | 2006-10-21 | Univ Tsinghua | System for probing integrated circuit devices |
US7904768B2 (en) * | 2005-05-04 | 2011-03-08 | National Tsing Hua University | Probing system for integrated circuit devices |
US20080075103A1 (en) * | 2005-05-20 | 2008-03-27 | Finisar Corporation | Diagnostic device |
US7899057B2 (en) * | 2006-04-28 | 2011-03-01 | Jds Uniphase Corporation | Systems for ordering network packets |
US8107822B2 (en) | 2005-05-20 | 2012-01-31 | Finisar Corporation | Protocols for out-of-band communication |
US20070260728A1 (en) * | 2006-05-08 | 2007-11-08 | Finisar Corporation | Systems and methods for generating network diagnostic statistics |
US20070211696A1 (en) * | 2006-03-13 | 2007-09-13 | Finisar Corporation | Method of generating network traffic |
US20070211697A1 (en) * | 2006-03-13 | 2007-09-13 | Finisar Corporation | Method of analyzing network with generated traffic |
US20070038880A1 (en) * | 2005-08-15 | 2007-02-15 | Noble Gayle L | Network diagnostic systems and methods for accessing storage devices |
US20060264178A1 (en) * | 2005-05-20 | 2006-11-23 | Noble Gayle L | Wireless diagnostic systems |
US7383478B1 (en) * | 2005-07-20 | 2008-06-03 | Xilinx, Inc. | Wireless dynamic boundary-scan topologies for field |
US7587643B1 (en) * | 2005-08-25 | 2009-09-08 | T-Ram Semiconductor, Inc. | System and method of integrated circuit testing |
KR100727975B1 (ko) * | 2005-09-10 | 2007-06-14 | 삼성전자주식회사 | 시스템 온 칩의 고장 진단 장치 및 방법과 고장 진단이가능한 시스템 온 칩 |
JP2007147352A (ja) | 2005-11-25 | 2007-06-14 | Sony Corp | 無線インターフェースモジュール及び電子機器 |
EP1966618B1 (en) * | 2005-12-20 | 2012-08-22 | Nxp B.V. | Circuit and data carrier with radio frequency interface |
EP1994421A2 (en) * | 2006-03-01 | 2008-11-26 | Koninklijke Philips Electronics N.V. | Ic circuit with test access control circuit using a jtag interface |
US8390307B2 (en) * | 2006-03-07 | 2013-03-05 | Steven Slupsky | Method and apparatus for interrogating an electronic component |
US8373429B2 (en) * | 2006-03-07 | 2013-02-12 | Steven Slupsky | Method and apparatus for interrogating an electronic component |
US8213333B2 (en) | 2006-07-12 | 2012-07-03 | Chip Greel | Identifying and resolving problems in wireless device configurations |
KR100789749B1 (ko) * | 2006-07-24 | 2008-01-02 | 한양대학교 산학협력단 | 시스템 온 칩 테스트 장치 |
US8526821B2 (en) * | 2006-12-29 | 2013-09-03 | Finisar Corporation | Transceivers for testing networks and adapting to device changes |
US7589548B2 (en) * | 2007-02-22 | 2009-09-15 | Teradyne, Inc. | Design-for-test micro probe |
ITMI20070386A1 (it) | 2007-02-28 | 2008-09-01 | St Microelectronics Srl | Soppressione di interferenza in collaudo senza fili di dispositivi a semiconduttore |
DE102007011437B4 (de) * | 2007-03-08 | 2009-05-28 | Infineon Technologies Ag | Testvorrichtung zum Testen von Ausgangstreibern |
WO2008126471A1 (ja) | 2007-04-06 | 2008-10-23 | Nec Corporation | 半導体集積回路およびその試験方法 |
CA2623257A1 (en) * | 2008-02-29 | 2009-08-29 | Scanimetrics Inc. | Method and apparatus for interrogating an electronic component |
WO2009136427A1 (ja) | 2008-05-09 | 2009-11-12 | 株式会社アドバンテスト | デジタル変調信号の試験装置、ならびにデジタル変調器、変調方法およびそれを用いた半導体装置 |
WO2010031879A1 (en) * | 2008-09-22 | 2010-03-25 | Centre National De La Recherche Scientifique - Cnrs - | System and method for wirelessly testing integrated circuits |
US20100218465A1 (en) * | 2009-02-27 | 2010-09-02 | Sony Corporation | Method to reduce the cost of product software upgrades after production |
TWI384221B (zh) * | 2009-09-03 | 2013-02-01 | Inventec Appliances Corp | 產品測試結果回傳系統及其方法 |
US9836376B2 (en) | 2009-09-24 | 2017-12-05 | Contec, Llc | Method and system for automated test of end-user devices |
ITTO20091057A1 (it) * | 2009-12-30 | 2011-06-30 | St Microelectronics Srl | Cella di comunicazione per un circuito integrato, piastrina elettronica comprendente tale cella di comunicazione, sistema elettronico includente tale piastrina e apparecchiatura di test |
US20110313711A1 (en) * | 2010-06-16 | 2011-12-22 | Broadcom Corporation | Identifying Defective Semiconductor Components on a Wafer Using Component Triangulation |
US9002673B2 (en) * | 2010-06-16 | 2015-04-07 | Broadcom Corporation | Simultaneous testing of semiconductor components on a wafer |
FR2965645B1 (fr) | 2010-10-05 | 2012-10-12 | St Microelectronics Grenoble 2 | Methode de test pour dispositifs electroniques integres a semi-conducteur et architecture de test correspondante |
US8468405B2 (en) * | 2010-12-22 | 2013-06-18 | Arm Limited | Integrated circuit testing |
US8982574B2 (en) | 2010-12-29 | 2015-03-17 | Stmicroelectronics S.R.L. | Contact and contactless differential I/O pads for chip-to-chip communication and wireless probing |
IT1404233B1 (it) | 2010-12-29 | 2013-11-15 | St Microelectronics Srl | Assemblaggio di substrati provvisto di interconnessioni capacitive, e relativo metodo di fabbricazione |
US10048304B2 (en) * | 2011-10-25 | 2018-08-14 | Teradyne, Inc. | Test system supporting simplified configuration for controlling test block concurrency |
US9158642B2 (en) * | 2012-12-20 | 2015-10-13 | Litepoint Corporation | Method of testing multiple data packet signal transceivers concurrently |
US9712406B2 (en) * | 2013-03-15 | 2017-07-18 | Netgear, Inc. | Method and apparatus for analyzing and verifying functionality of multiple network devices |
WO2015119541A1 (en) * | 2014-02-05 | 2015-08-13 | Telefonaktiebolaget L M Ericsson (Publ) | Configurable built-in self-tests of digital logic circuits |
US9952278B2 (en) | 2014-02-05 | 2018-04-24 | Telefonaktiebolaget Lm Ericsson (Publ) | Remote test management of digital logic circuits |
CN104811254B (zh) * | 2015-04-16 | 2018-05-08 | 东南大学 | 一种基于PXI仪器的WiFi并行产测方法 |
US9992084B2 (en) | 2015-11-20 | 2018-06-05 | Contec, Llc | Cable modems/eMTAs under test |
US20170126536A1 (en) | 2015-10-30 | 2017-05-04 | Contec, Llc | Hardware Architecture for Universal Testing System: Cable Modem Test |
US10277497B2 (en) | 2015-09-25 | 2019-04-30 | Contec, Llc | Systems and methods for testing electronic devices using master-slave test architectures |
US9810735B2 (en) * | 2015-09-25 | 2017-11-07 | Contec, Llc | Core testing machine |
US10291959B2 (en) | 2015-09-25 | 2019-05-14 | Contec, Llc | Set top boxes under test |
US9900116B2 (en) | 2016-01-04 | 2018-02-20 | Contec, Llc | Test sequences using universal testing system |
US9838295B2 (en) | 2015-11-23 | 2017-12-05 | Contec, Llc | Wireless routers under test |
US10320651B2 (en) | 2015-10-30 | 2019-06-11 | Contec, Llc | Hardware architecture for universal testing system: wireless router test |
US9960989B2 (en) | 2015-09-25 | 2018-05-01 | Contec, Llc | Universal device testing system |
US10122611B2 (en) | 2015-09-25 | 2018-11-06 | Contec, Llc | Universal device testing interface |
US9900113B2 (en) | 2016-02-29 | 2018-02-20 | Contec, Llc | Universal tester hardware |
US10779056B2 (en) | 2016-04-14 | 2020-09-15 | Contec, Llc | Automated network-based test system for set top box devices |
US10462456B2 (en) | 2016-04-14 | 2019-10-29 | Contec, Llc | Automated network-based test system for set top box devices |
US10284456B2 (en) | 2016-11-10 | 2019-05-07 | Contec, Llc | Systems and methods for testing electronic devices using master-slave test architectures |
US10429441B2 (en) | 2017-05-24 | 2019-10-01 | Qualcomm Incorporated | Efficient test architecture for multi-die chips |
TWI697773B (zh) * | 2019-01-09 | 2020-07-01 | 瑞昱半導體股份有限公司 | 電路測試系統及電路測試方法 |
CN110795481A (zh) * | 2019-10-15 | 2020-02-14 | 四川豪威尔信息科技有限公司 | 一种集成电路测试数据融合分析方法 |
US11841397B2 (en) * | 2021-06-30 | 2023-12-12 | Arm Limited | System-on-a-chip testing for energy harvesting devices |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61155874A (ja) * | 1984-12-28 | 1986-07-15 | Toshiba Corp | 大規模集積回路の故障検出方法およびそのための装置 |
JP3310096B2 (ja) * | 1994-03-30 | 2002-07-29 | 株式会社東芝 | 集積回路装置 |
US6112067A (en) * | 1996-03-27 | 2000-08-29 | Anritsu Corporation | Radio communication analyzer suited for measurement of plurality of types of digital communication systems |
US6119255A (en) * | 1998-01-21 | 2000-09-12 | Micron Technology, Inc. | Testing system for evaluating integrated circuits, a burn-in testing system, and a method for testing an integrated circuit |
US6412086B1 (en) * | 1998-06-01 | 2002-06-25 | Intermec Ip Corp. | Radio frequency identification transponder integrated circuit having a serially loaded test mode register |
FI110724B (fi) * | 2000-09-14 | 2003-03-14 | Patria New Technologies Oy | JTAG-testausjärjestely |
WO2002063675A1 (fr) * | 2001-02-02 | 2002-08-15 | Hitachi, Ltd. | Circuit integre, procede de test et de fabrication d'un circuit integre |
-
2004
- 2004-03-01 US US10/790,906 patent/US7181663B2/en active Active
- 2004-09-16 TW TW093128006A patent/TWI343482B/zh active
- 2004-11-05 DE DE102004053559A patent/DE102004053559A1/de not_active Withdrawn
-
2005
- 2005-02-18 JP JP2005041756A patent/JP5006518B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
TWI343482B (en) | 2011-06-11 |
US20050193294A1 (en) | 2005-09-01 |
TW200530611A (en) | 2005-09-16 |
DE102004053559A1 (de) | 2005-09-22 |
JP2005249781A (ja) | 2005-09-15 |
US7181663B2 (en) | 2007-02-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5006518B2 (ja) | 集積回路の無線非接触試験 | |
US11592483B2 (en) | Compressed scan chain diagnosis by internal chain observation, processes, circuits, devices and systems | |
US6681359B1 (en) | Semiconductor memory self-test controllable at board level using standard interface | |
US7568141B2 (en) | Method and apparatus for testing embedded cores | |
US6430718B1 (en) | Architecture, circuitry and method for testing one or more integrated circuits and/or receiving test information therefrom | |
US6560739B1 (en) | Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests | |
US7237161B2 (en) | Remote integrated circuit testing method and apparatus | |
US20170115338A1 (en) | Test partition external input/output interface control | |
US7484188B2 (en) | On-chip test circuit and method for testing of system-on-chip (SOC) integrated circuits | |
US6842022B2 (en) | System and method for heterogeneous multi-site testing | |
JP2013526010A (ja) | 集積回路ダイ試験装置及び方法 | |
Hutner et al. | Special session: Test challenges in a chiplet marketplace | |
JP2007518093A (ja) | マルチチップパックのためのjtagテストアーキテクチャ | |
EP0849678B1 (en) | A system and method for testing electronic devices | |
US20030046625A1 (en) | Method and apparatus for efficient control of multiple tap controllers | |
US6990619B1 (en) | System and method for automatically retargeting test vectors between different tester types | |
US20030163774A1 (en) | Method, apparatus, and system for efficient testing | |
JP3072718B2 (ja) | 多数のi/o信号を有する集積回路のテスト方法 | |
JP3487810B2 (ja) | バウンダリスキャン回路およびその方法 | |
JP2004233161A (ja) | 集積回路試験装置及び方法、並びに集積回路試験用プログラム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20071025 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20071025 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20071127 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110208 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110509 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110512 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110721 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20120326 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120522 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120525 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150601 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |