JP4405605B2 - Liquid crystal display - Google Patents

Liquid crystal display Download PDF

Info

Publication number
JP4405605B2
JP4405605B2 JP16353198A JP16353198A JP4405605B2 JP 4405605 B2 JP4405605 B2 JP 4405605B2 JP 16353198 A JP16353198 A JP 16353198A JP 16353198 A JP16353198 A JP 16353198A JP 4405605 B2 JP4405605 B2 JP 4405605B2
Authority
JP
Japan
Prior art keywords
circuit board
conductor pattern
gnd
screw hole
mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP16353198A
Other languages
Japanese (ja)
Other versions
JPH11352509A (en
Inventor
智裕 田代
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP16353198A priority Critical patent/JP4405605B2/en
Publication of JPH11352509A publication Critical patent/JPH11352509A/en
Application granted granted Critical
Publication of JP4405605B2 publication Critical patent/JP4405605B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Description

【0001】
【発明の属する技術分野】
本発明は、液晶表示装置と回路基板の接続方法に関するものである。
【0002】
【従来の技術】
液晶表示装置においては、液晶表示にかかわる電源や電気信号の制御のための制御回路などが備えられている種々の回路基板が含まれている。これらの回路基板は、電磁不要輻射ノイズ(Electro-Magnetic Interference)(以下、「EMI」という)低減のために、多数設けられている回路基板上のGNDと導電性筐体(以下、「フレーム」と表記する)とのGND接続の最適化は通常、回路基板の試作時の評価において試行錯誤的に行われる。その結果によっては、評価時には導体パターンにて接続されていた回路基板とフレームとのGND接続を回路基板上の全箇所で、あるいは部分的に絶縁する必要が生じる場合がある。絶縁する方法は、(ア)回路基板とフレームとがネジにて組み立てられる場合には、金属製ネジではなく樹脂製ネジを用いる、あるいは(イ)スルーホール化されているネジ穴と回路基板GNDとを非接続とするように導体パターンが分離されて形成された別基板を用意する、といったことによって行われている。樹脂製ネジのばあいには金属製に比べて、(i)強度が劣るためにネジ山がつぶれやすい(特に電動ドライバーを用いるばあいは顕著)、(ii)ネジ自体がコスト高である、または(iii)ネジ種類が増え組み立て時の作業性が悪くなる(金属製ネジと混在したばあい、作業者が間違う可能性が高くなる)といった問題があるために採用しづらい(量産には不向き)。そのため、回路基板とフレームとの組み立てには金属製ネジを用いており、回路基板とフレームとの絶縁は通常は回路基板上のネジ穴ランドとのパターン分離により行われるが、回路基板の再製作又は別基板を同時に用意するといったことが強いられ、開発費用あるいは期間の増大を招く。また、図4に示すようなLVDS(Low Voltage Differential Signaling)インターフェースに使用されるGNDシールド付きのコネクタ(日本航空電子製:FI−WE−21P−HF)があり、図5に示した回路基板上の部品パッドのようにコネクタ外皮部分のシールド導体はコネクタ補強用パッド10に電気的に接続されており、内部ピンと分離可能となっている。前述のフレームGND(以下、「FG」という)は、回路基板上の信号用GND(以下、「SG」という)と区別できるが、その扱いを誤ると、フレームと回路基板との間隙による容量成分などに起因する共振現象が生じるといった具合にフレームまたはケーブル自体がアンテナとなって不要輻射ノイズが大きくなる場合がある。したがって、表示信号を発生するシステム側から液晶表示装置へのインターフェースケーブルにおける外皮導体部分のGNDが電位的に安定しているばあいにはこの外皮導体部分のGNDを利用するシールド効果が期待できる。しかしながら、図8、図9のように回路のGNDと一括接続(補強用パッド10の下部の引き出しパターンから他層のGNDベタパターンへの内層接続バイアホール12)されるとそのシールド効果がグランドバウシング(ICスイッチング時の電流、回路基板における浮遊容量および浮遊誘導性のノイズなどに起因する電位的揺れ)により、逆に悪影響を及ぼすことがある。こういったことから、製品毎にEMIノイズレベルを測定して試行錯誤的な対策を行っている現状では、フレーム、回路基板またはインタフェースケーブルなどの各GND状態の最適化を行うことが必要となっている。したがって、図10に示すように回路基板のGNDを全箇所同様に導体パターンで接続(一括接続)したばあいには前述のGND接続状態の最適化が容易に行えない。
【0003】
【発明が解決しようとする課題】
従来のようにFG接続位置・数を検討するには、ばあいの数だけ基板を用意する、あるいはFG接続箇所全てパターンにて接続した状態で絶縁ネジ等による絶縁を行って最適となるFG接続状態を把握してから、絶縁する箇所をパターン分離するというように再製作する必要がある。
【0004】
本発明は、フレームと回路基板とのGND接続、インターフェースケーブルのシールドGNDと回路基板GNDとの接続といった多数ある様々なGNDとの接続箇所数・位置を、EMI評価時にチップ部品の実装の有無を選択することにより最適化することによって基板試作回数を削減し、開発費用・期間短縮化を図ることを目的としている。
【0005】
【課題を解決するための手段】
本発明の請求項1にかかわる液晶表示装置は、回路基板とフレームとが複数の金属ネジにて組み立てられ、前記回路基板は、その複数の角部に、前記金属ネジにて組み立てた場合であっても回路基板上のGND導体パターンと分離された複数のネジ穴ランド接続導体パターンを具備し、このネジ穴ランド接続導体パターンは、前記金属ネジを介してフレームGNDと接続され、前記ネジ穴ランド接続導体パターンと前記回路基板上のGND導体パターン間にはチップ部品の実装によって接続され、前記チップ部品の非実装によって分離できる実装パッドを具備し、前記ネジ穴ランド接続導体パターンは、前記チップ部品の実装によって前記回路基板の前記角部を除くほぼ全面にわたって配置された前記回路基板上のGND導体パターンとそれぞれ接続可能であることを特徴とする。
【0006】
本発明の請求項2にかかわる液晶表示装置は、ネジ穴ランド接続導体パターンと前記回路基板上のGND導体パターン間には複数個のチップ部品に対応した複数の実装パッドが備えられてなる。
【0007】
本発明の請求項3にかかわる液晶表示装置は、前記チップ部品を実装する場合に0Ω抵抗が用いられてなる
【0011】
【発明の実施の形態】
以下、添付図面を参照しつつ、さらに詳細に本発明の実施の形態について説明する。
【0012】
実施の形態1
図1は回路基板上におけるフレームとのGND接続部分の拡大説明図であり、本発明の実施の形態1の一例を示した図である。また、図3はその拡大部分を回路基板全体に拡張したものである。チップ部品1をパッド2に実装すればネジ穴ランド接続導体パターン3を介してスルーホール化されているネジ穴ランド5に接続され、このネジ穴に用いられる金属ネジがフレームと接続され、したがってGND接続される。逆にチップ部品1を未実装とすれば、前記ネジ穴に用いられるネジが金属ネジであってもFGと分離できる。このチップ部品を実装することによるFG接続を回路基板上の全接続箇所に行えば、チップ部品を実装する、または、しないという選択または変更によりFG接続状態を容易に変更でき、製品ごとにEMIノイズレベルを測定しておこなうEMIレベル低減の最適化の評価設計が容易に行なえる。このとき用いられるチップ部品としては、表面実装部品であるという要件を満たすものとし、たとえば、0Ω抵抗を用いることができる。また、0Ω抵抗とは、両電極間が導電体で接続され短絡しているものである。
【0013】
実施の形態2
図2は本発明の実施の形態2の一例を示した図であり、実施の形態1を拡張したものとなっている。つまり、1接続箇所に複数個のチップ部品を介することによって、より強固なGND接続が可能となる。また、部品配置制限がなければ回路基板上の全接続箇所に適用することによって実施の形態1と同様にFG接続状態を容易に変更でき、EMIレベル低減化の最適化が図れる。
【0014】
実施の形態3
図6は本発明の実施の形態3の一例を示した図であり、本実施の形態にかかわる液晶表示装置においては、表示信号を発生するシステム側と電気的に接続され、かつ、信号用GND以外のシールド用GNDとなる外皮導体をもつインタフェースコネクタが搭載される場合がある。FGとの接続となるネジ穴ランド5、回路基板上のGND導体パターン14(SG)、およびシールドGNDと接続されたコネクタ補強用パッド10を、それぞれ互いにチップ部品を介することによってチップ部品実装の配置および個数について様々な場合が検討でき、EMIレベル評価により容易に最適化が図れる。この際、ネジ穴はスルーホールであるため、図7に示した内層回路基板ベタGNDパターン17(多層回路基板の場合には通常、内層に設けられる)とは分離を行うためにクリアランス部16を設けている。なお、FG接続がネジ穴ではなく19に示すようなフレームと直接接続するパッドのばあいも同様である。
【0015】
【発明の効果】
請求項1〜に係わる発明によれば、導体パターンを変更した回路基板を再試作することなくEMIレベル低減の最適化が行え、開発費用・期間短縮化が図れる。
【図面の簡単な説明】
【図1】本発明の実施の形態1の回路基板上の導体パターンとチップ部品実装の一例を示す説明図である。
【図2】本発明の実施の形態2の回路基板上の導体パターンとチップ部品実装の一例を示す説明図である。
【図3】本発明の実施の形態1の回路基板全体の導体パターンとチップ部品実装の一例を示す説明図である。
【図4】シールドGND付きコネクタの一例を示す説明図である。
【図5】図4の回路基板上のパッドの一例を示す説明図である。
【図6】本発明の実施の形態3の回路基板の内層のGNDベタ導体パターンの一例を示す説明図である。
【図7】本発明の実施の形態3の回路基板の内層のGNDベタ導体パターンの一例を示す説明図である。
【図8】従来の、回路基板上のLVDSコネクタパッドとFG接続箇所周辺の導体パターンの一例を示す説明図である。
【図9】従来の、回路基板上のLVDSコネクタパッドとFG接続箇所周辺の導体パターンの一例を示す説明図である。
【図10】従来の回路基板全体のFG接続と導体パターンの一例を示す説明図である。
【符号の説明】
1,20,
21,22 チップ部品
2 パッド
3 ネジ穴ランド接続導体パターン
4 回路基板上のGND導体パターン
5,5a,
5b,5c ネジ穴ランド
6 回路基板外形
7 コネクタ外皮導体
8 端子
9 コネクタ絶縁体
10 コネクタ補強用パッド
11 コネクタ端子パッド
12 内層接続バイアホール
13 コネクタ補強パッドとFG及びSG接続チップ部品間の導体パターン
14 回路基板上のGND導体パターン
15 ネジ穴部分
16 クリアランス部分
17 内層回路基板ベタGNDパターン
18 回路基板上の筐体接続部分パッドとコネクタ補強用パッドとを接続する導体パターン
19 筐体と直接接続するパッド
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method for connecting a liquid crystal display device and a circuit board.
[0002]
[Prior art]
The liquid crystal display device includes various circuit boards equipped with a power supply and a control circuit for controlling electric signals related to the liquid crystal display. These circuit boards are provided with a large number of GNDs and conductive cases (hereinafter referred to as “frames”) on the circuit board in order to reduce electromagnetic interference radiation (Electro-Magnetic Interference) (hereinafter referred to as “EMI”). In general, the GND connection optimization is performed by trial and error in the evaluation at the time of trial production of the circuit board. Depending on the result, it may be necessary to insulate the GND connection between the circuit board and the frame, which are connected by the conductor pattern at the time of evaluation, at all or part of the circuit board. The insulation method is as follows: (a) When the circuit board and the frame are assembled with screws, resin screws are used instead of metal screws, or (a) screw holes that are made through holes and the circuit board GND. And a separate substrate formed by separating the conductor pattern so as to be disconnected from each other is prepared. In the case of a resin screw, compared to a metal screw, (i) the screw thread is liable to be crushed because it is inferior in strength (especially when using an electric screwdriver), (ii) the screw itself is expensive. Or (iii) It is difficult to adopt due to the problem that the number of screw types increases and workability at the time of assembly deteriorates (when mixed with metal screws, there is a high possibility that the operator will make a mistake). ). Therefore, metal screws are used to assemble the circuit board and the frame, and the circuit board and the frame are usually insulated by pattern separation from the screw hole lands on the circuit board. Alternatively, it is forced to prepare different substrates at the same time, resulting in an increase in development cost or period. Also, there is a GND shielded connector (manufactured by Japan Aviation Electronics: FI-WE-21P-HF) used for an LVDS (Low Voltage Differential Signaling) interface as shown in FIG. 4, on the circuit board shown in FIG. Like the component pads, the shield conductor in the connector outer skin portion is electrically connected to the connector reinforcing pad 10 and can be separated from the internal pins. The above-mentioned frame GND (hereinafter referred to as “FG”) can be distinguished from the signal GND (hereinafter referred to as “SG”) on the circuit board. However, if handled incorrectly, the capacitance component due to the gap between the frame and the circuit board In some cases, such as a resonance phenomenon caused by the above, the frame or the cable itself becomes an antenna, and unnecessary radiation noise may increase. Therefore, when the GND of the outer conductor portion of the interface cable from the system side that generates the display signal to the liquid crystal display device is stable in potential, a shielding effect using the GND of the outer conductor portion can be expected. However, as shown in FIGS. 8 and 9, when the circuit GND is collectively connected (the inner layer connection via hole 12 from the lead-out pattern below the reinforcing pad 10 to the GND solid pattern on the other layer), the shielding effect is reduced to the ground bow. Sing (current fluctuation at the time of IC switching, stray capacitance in the circuit board and stray inductive noise, etc.) may adversely affect it. For these reasons, it is necessary to optimize each GND state of a frame, a circuit board, an interface cable, etc. in the present situation where the EMI noise level is measured for each product and trial and error measures are taken. ing. Therefore, as shown in FIG. 10, when the GND of the circuit board is connected (collectively connected) in the same manner as the conductor pattern, the above-mentioned GND connection state cannot be easily optimized.
[0003]
[Problems to be solved by the invention]
In order to examine the number and position of FG connections as in the past, the optimum number of FG connections can be obtained by preparing as many boards as possible, or by performing insulation with insulation screws etc. with all FG connection locations connected in a pattern. After recognizing the above, it is necessary to remanufacture the parts to be insulated by pattern separation.
[0004]
In the present invention, the number of connection locations and positions of various GND such as GND connection between the frame and the circuit board, and shield GND of the interface cable and the connection to the circuit board GND. The purpose is to reduce the number of prototypes of the board by optimizing the selection, and to shorten the development cost and period.
[0005]
[Means for Solving the Problems]
In the liquid crystal display device according to claim 1 of the present invention, the circuit board and the frame are assembled with a plurality of metal screws, and the circuit board is assembled with the metal screws at a plurality of corners thereof. However, the screw hole land connection conductor pattern is separated from the GND conductor pattern on the circuit board, and the screw hole land connection conductor pattern is connected to the frame GND via the metal screw. The connection conductor pattern and the GND conductor pattern on the circuit board are connected by mounting a chip component, and include a mounting pad that can be separated by non-mounting of the chip component, and the screw hole land connection conductor pattern includes the chip component And a GND conductor pattern on the circuit board disposed over substantially the entire surface excluding the corners of the circuit board by mounting Characterized in that is can be connected.
[0006]
The liquid crystal display device according to claim 2 of the present invention is provided with a plurality of mounting pads corresponding to a plurality of chip parts between the screw hole land connecting conductor pattern and the GND conductor pattern on the circuit board .
[0007]
The liquid crystal display device according to claim 3 of the present invention uses a 0Ω resistor when the chip component is mounted .
[0011]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments of the present invention will be described in more detail with reference to the accompanying drawings.
[0012]
Embodiment 1
FIG. 1 is an enlarged explanatory view of a GND connection portion with a frame on a circuit board, and shows an example of Embodiment 1 of the present invention. FIG. 3 is an enlarged view of the entire circuit board. If the chip component 1 is mounted on the pad 2, it is connected to the screw hole land 5 formed as a through hole through the screw hole land connecting conductor pattern 3, and the metal screw used for this screw hole is connected to the frame, and therefore GND. Connected. Conversely, if the chip component 1 is not mounted, it can be separated from the FG even if the screw used in the screw hole is a metal screw. If FG connection by mounting this chip component is made at all connection locations on the circuit board, the FG connection state can be easily changed by selecting or changing whether or not the chip component is mounted. It is possible to easily evaluate and design an optimization of EMI level reduction performed by measuring the level. The chip component used at this time satisfies the requirement of being a surface-mounted component, and for example, a 0Ω resistor can be used. The 0Ω resistance is a short circuit in which both electrodes are connected by a conductor.
[0013]
Embodiment 2
FIG. 2 is a diagram showing an example of the second embodiment of the present invention, which is an extension of the first embodiment. In other words, by connecting a plurality of chip parts at one connection location, a stronger GND connection can be achieved. Further, if there is no restriction on component placement, the FG connection state can be easily changed similarly to the first embodiment by applying to all connection locations on the circuit board, and the EMI level reduction can be optimized.
[0014]
Embodiment 3
FIG. 6 is a diagram showing an example of the third embodiment of the present invention. In the liquid crystal display device according to the present embodiment, the signal GND is electrically connected to the system side that generates a display signal. In some cases, an interface connector having an outer conductor serving as a shield GND other than the above is mounted. The chip component mounting arrangement by connecting the screw hole land 5 to be connected to the FG, the GND conductor pattern 14 (SG) on the circuit board, and the connector reinforcing pad 10 connected to the shield GND to each other via the chip component. Various cases can be examined for the number of pieces and the number can be easily optimized by EMI level evaluation. At this time, since the screw hole is a through hole, the clearance portion 16 is used to separate from the inner layer circuit board solid GND pattern 17 (usually provided in the inner layer in the case of a multilayer circuit board) shown in FIG. Provided. The same applies to the case where the FG connection is not a screw hole but a pad directly connected to the frame as shown in 19.
[0015]
【The invention's effect】
According to the first to third aspects of the invention, optimization of EMI level reduction can be performed without retrial of a circuit board with a changed conductor pattern, and development cost and time can be shortened.
[Brief description of the drawings]
FIG. 1 is an explanatory diagram showing an example of a conductor pattern and chip component mounting on a circuit board according to Embodiment 1 of the present invention;
FIG. 2 is an explanatory diagram showing an example of a conductor pattern and chip component mounting on a circuit board according to a second embodiment of the present invention.
FIG. 3 is an explanatory diagram showing an example of a conductor pattern and chip component mounting on the entire circuit board according to the first embodiment of the present invention;
FIG. 4 is an explanatory diagram showing an example of a connector with a shield GND.
FIG. 5 is an explanatory diagram showing an example of pads on the circuit board of FIG. 4;
FIG. 6 is an explanatory diagram showing an example of a GND solid conductor pattern on the inner layer of the circuit board according to the third embodiment of the present invention;
FIG. 7 is an explanatory diagram showing an example of a GND solid conductor pattern on the inner layer of the circuit board according to the third embodiment of the present invention;
FIG. 8 is an explanatory diagram showing an example of a conventional conductor pattern around an LVDS connector pad and an FG connection portion on a circuit board.
FIG. 9 is an explanatory diagram showing an example of a conventional conductor pattern around an LVDS connector pad and an FG connection portion on a circuit board.
FIG. 10 is an explanatory diagram showing an example of FG connection and a conductor pattern of a conventional circuit board as a whole.
[Explanation of symbols]
1,20,
21 and 22 Chip component 2 Pad 3 Screw hole land connection conductor pattern 4 GND conductor patterns 5 and 5a on the circuit board
5b, 5c Screw hole land 6 Circuit board outline 7 Connector outer conductor 8 Terminal 9 Connector insulator 10 Connector reinforcement pad 11 Connector terminal pad 12 Inner layer connection via hole 13 Conductor pattern 14 between connector reinforcement pad and FG and SG connection chip parts GND conductor pattern 15 on circuit board Screw hole portion 16 Clearance portion 17 Inner layer circuit board solid GND pattern 18 Conductor pattern 19 for connecting housing connection portion pad on circuit board and connector reinforcing pad 19 Pad directly connected to housing

Claims (3)

回路基板とフレームとが複数のネジにて組み立てられる液晶表示装置であって、A liquid crystal display device in which a circuit board and a frame are assembled with a plurality of screws,
前記ネジは金属ネジであり、The screw is a metal screw;
前記回路基板は、その複数の角部に、前記金属ネジにて組み立てた場合であっても回路基板上のGND導体パターンと分離された複数のネジ穴ランド接続導体パターンを具備し、The circuit board has a plurality of screw hole land connection conductor patterns separated from the GND conductor pattern on the circuit board even when assembled with the metal screws at the corners of the circuit board,
このネジ穴ランド接続導体パターンは、前記金属ネジを介してフレームGNDと接続され、This screw hole land connecting conductor pattern is connected to the frame GND via the metal screw,
前記ネジ穴ランド接続導体パターンと前記回路基板上のGND導体パターン間にはチップ部品の実装によって接続され、前記チップ部品の非実装によって分離できる実装パッドを具備し、Between the screw hole land connection conductor pattern and the GND conductor pattern on the circuit board, it is connected by mounting a chip component, and has a mounting pad that can be separated by non-mounting of the chip component,
前記ネジ穴ランド接続導体パターンは、前記チップ部品の実装によって前記回路基板の前記角部を除くほぼ全面にわたって配置された前記回路基板上のGND導体パターンとそれぞれ接続可能であることを特徴とする液晶表示装置。The screw hole land connecting conductor pattern is connectable to a GND conductor pattern on the circuit board disposed over substantially the entire surface excluding the corner portion of the circuit board by mounting the chip component. Display device.
前記ネジ穴ランド接続導体パターンと前記回路基板上のGND導体パターン間には複数個のチップ部品に対応した複数の実装パッドが備えられてなる請求項1記載の液晶表示装置 2. The liquid crystal display device according to claim 1, wherein a plurality of mounting pads corresponding to a plurality of chip components are provided between the screw hole land connecting conductor pattern and the GND conductor pattern on the circuit board . 前記チップ部品を実装する場合に0Ω抵抗を用いる請求項1または2記載の液晶表示装置 The liquid crystal display device according to claim 1 or 2, wherein use 0Ω resistance when mounting the chip component.
JP16353198A 1998-06-11 1998-06-11 Liquid crystal display Expired - Lifetime JP4405605B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16353198A JP4405605B2 (en) 1998-06-11 1998-06-11 Liquid crystal display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16353198A JP4405605B2 (en) 1998-06-11 1998-06-11 Liquid crystal display

Publications (2)

Publication Number Publication Date
JPH11352509A JPH11352509A (en) 1999-12-24
JP4405605B2 true JP4405605B2 (en) 2010-01-27

Family

ID=15775655

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16353198A Expired - Lifetime JP4405605B2 (en) 1998-06-11 1998-06-11 Liquid crystal display

Country Status (1)

Country Link
JP (1) JP4405605B2 (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100412106B1 (en) 2001-01-04 2003-12-24 삼성전자주식회사 Flat panel display
JP2003029650A (en) * 2001-07-17 2003-01-31 Toshiba Corp Planar display device
JP2003043942A (en) * 2001-07-30 2003-02-14 Matsushita Electric Ind Co Ltd Plasma display device
CN100405447C (en) * 2002-07-12 2008-07-23 Nec液晶技术株式会社 Display
JP2005268428A (en) * 2004-03-17 2005-09-29 Mitsubishi Electric Corp Electromagnetic shielding structure of substrate
JP5039356B2 (en) * 2006-10-13 2012-10-03 三菱重工業株式会社 Control board, control device for electric compressor, and electric compressor
KR100863914B1 (en) * 2007-09-06 2008-10-17 삼성에스디아이 주식회사 Plasma display apparatus
KR20090034596A (en) * 2007-10-04 2009-04-08 삼성전자주식회사 Display apparatus and method for decreasing electromagnetic interference
JP5233794B2 (en) * 2008-08-01 2013-07-10 株式会社デンソー Vehicle display device
JP5186029B2 (en) * 2011-08-15 2013-04-17 三菱重工業株式会社 Control board and control device for electric compressor
JP5894846B2 (en) * 2012-04-18 2016-03-30 日立オートモティブシステムズ株式会社 Circuit board for in-vehicle electronic control unit
JP5454991B2 (en) * 2013-04-24 2014-03-26 株式会社村田製作所 Land structure
JP6377393B2 (en) * 2014-04-10 2018-08-22 三菱重工サーマルシステムズ株式会社 Electric compressor control system and electric compressor for vehicle air conditioner equipped with the same
JP6373912B2 (en) * 2016-08-24 2018-08-15 本田技研工業株式会社 Noise filter and circuit board on which the noise filter is formed
JP7202202B2 (en) * 2019-02-01 2023-01-11 株式会社ジャパンディスプレイ display devices and printed circuit boards

Also Published As

Publication number Publication date
JPH11352509A (en) 1999-12-24

Similar Documents

Publication Publication Date Title
JP4405605B2 (en) Liquid crystal display
US7435912B1 (en) Tailoring via impedance on a circuit board
US7594105B2 (en) Multilayer print circuit board
CA2146139C (en) Electromagnetic radiation reduction technique using grounded conductive traces circumscribing internal planes of printed circuit boards
US7518884B2 (en) Tailoring impedances of conductive traces in a circuit board
US7666001B2 (en) Circuit connection structure and printed circuit board
US5805428A (en) Transistor/resistor printed circuit board layout
US6185105B1 (en) Discharge structure of printed circuit board
JP2001223449A (en) Multilayer printed board
US6016083A (en) Electronic circuit apparatus for suppressing electromagnetic radiation
JP3610228B2 (en) Multilayer printed wiring board and electronic device equipped with the multilayer printed wiring board
US7230835B1 (en) Apparatus for reducing signal reflection in a circuit board
US6909052B1 (en) Techniques for making a circuit board with improved impedance characteristics
JPH10223997A (en) Printed wiring board
US20120184326A1 (en) Electronic Circuit
JPH11177274A (en) Method for connecting printed wiring board and cable and box-like body, and electronic apparatus
US9226386B2 (en) Printed circuit board with reduced emission of electro-magnetic radiation
US6646888B2 (en) Low inductance multiple resistor EC capacitor pad
CN212677445U (en) Circuit board capable of preventing radio frequency interference
US8248814B2 (en) Printed circuit board and voltage/current measuring method using the same
US20090000810A1 (en) Printed circuit board
JP2001326432A (en) Connection structure of printed wiring board and cable, and electronic equipment
US11804425B2 (en) Electronic device and wiring board
JP2000090752A (en) Cable, electronic equipment and manufacture of cable
US8283574B2 (en) Printed circuit board with compound via

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041001

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051209

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061027

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20071106

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080401

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081216

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090210

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091027

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091105

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121113

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121113

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131113

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term