JP3602216B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP3602216B2 JP3602216B2 JP24032195A JP24032195A JP3602216B2 JP 3602216 B2 JP3602216 B2 JP 3602216B2 JP 24032195 A JP24032195 A JP 24032195A JP 24032195 A JP24032195 A JP 24032195A JP 3602216 B2 JP3602216 B2 JP 3602216B2
- Authority
- JP
- Japan
- Prior art keywords
- potential
- buffer circuit
- supply line
- power supply
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
- Dram (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24032195A JP3602216B2 (ja) | 1995-09-19 | 1995-09-19 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24032195A JP3602216B2 (ja) | 1995-09-19 | 1995-09-19 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH0983338A JPH0983338A (ja) | 1997-03-28 |
| JP3602216B2 true JP3602216B2 (ja) | 2004-12-15 |
| JPH0983338A5 JPH0983338A5 (enrdf_load_stackoverflow) | 2005-04-07 |
Family
ID=17057736
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24032195A Expired - Fee Related JP3602216B2 (ja) | 1995-09-19 | 1995-09-19 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3602216B2 (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5898633A (en) * | 1997-05-21 | 1999-04-27 | Motorola, Inc. | Circuit and method of limiting leakage current in a memory circuit |
| JPH11355123A (ja) * | 1998-06-11 | 1999-12-24 | Mitsubishi Electric Corp | 動的しきい値mosトランジスタを用いたバッファ |
| JP4676507B2 (ja) | 2008-02-21 | 2011-04-27 | Okiセミコンダクタ株式会社 | 負荷容量の駆動回路 |
-
1995
- 1995-09-19 JP JP24032195A patent/JP3602216B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0983338A (ja) | 1997-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR940001251B1 (ko) | 전압 제어회로 | |
| US5973552A (en) | Power savings technique in solid state integrated circuits | |
| US6937074B2 (en) | Power-up signal generator in semiconductor device | |
| KR100240423B1 (ko) | 반도체 장치의 레벨 검출 회로 | |
| KR20010049227A (ko) | 레벨조정회로 및 이를 포함하는 데이터 출력회로 | |
| KR0153603B1 (ko) | 반도체 장치의 파워-업 리세트신호 발생회로 | |
| JPH041440B2 (enrdf_load_stackoverflow) | ||
| US5489866A (en) | High speed and low noise margin schmitt trigger with controllable trip point | |
| KR100189594B1 (ko) | 전압 클램프 회로와 클램프 해제 회로를 갖는 bicmos 푸쉬-풀 형 논리 장치 | |
| US5239211A (en) | Output buffer circuit | |
| JPH0962423A (ja) | 入力バッファ回路 | |
| KR100259070B1 (ko) | 데이터 출력 버퍼 회로 | |
| US6753707B2 (en) | Delay circuit and semiconductor device using the same | |
| KR100210557B1 (ko) | 모드 설정용 입력 회로 | |
| JP3602216B2 (ja) | 半導体装置 | |
| KR960003531B1 (ko) | 고속 전류 감지 증폭기 | |
| JP3565067B2 (ja) | Cmosロジック用電源回路 | |
| JP4392894B2 (ja) | 半導体記憶装置 | |
| JP4062405B2 (ja) | 電源電圧レベル検出器 | |
| JPH0983338A5 (enrdf_load_stackoverflow) | ||
| JP3604660B2 (ja) | 内部給電電圧を備えた回路装置 | |
| JP3586985B2 (ja) | 半導体装置の出力回路 | |
| KR19980082531A (ko) | 반도체소자의 파워라인 장치 | |
| JP2000339981A (ja) | 半導体集積回路 | |
| KR100451495B1 (ko) | 대기전류감소회로를갖는반도체집적회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040602 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20040602 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040608 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20040611 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040629 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040825 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20040921 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040922 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |