JP3550472B2 - Ceramic wiring board - Google Patents

Ceramic wiring board Download PDF

Info

Publication number
JP3550472B2
JP3550472B2 JP3279397A JP3279397A JP3550472B2 JP 3550472 B2 JP3550472 B2 JP 3550472B2 JP 3279397 A JP3279397 A JP 3279397A JP 3279397 A JP3279397 A JP 3279397A JP 3550472 B2 JP3550472 B2 JP 3550472B2
Authority
JP
Japan
Prior art keywords
wiring board
metal
conductor
ceramic
ceramic wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP3279397A
Other languages
Japanese (ja)
Other versions
JPH10215041A (en
Inventor
嘉一朗 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NGK Spark Plug Co Ltd
Original Assignee
NGK Spark Plug Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Spark Plug Co Ltd filed Critical NGK Spark Plug Co Ltd
Priority to JP3279397A priority Critical patent/JP3550472B2/en
Publication of JPH10215041A publication Critical patent/JPH10215041A/en
Application granted granted Critical
Publication of JP3550472B2 publication Critical patent/JP3550472B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets

Description

【0001】
【発明の属する技術分野】
本発明は、セラミック配線基板に関し、特に表面上に標識が形成されたセラミック配線基板に関する。
【0002】
【従来技術】
一般に、セラミック配線基板の外表面上には、製品番号や基板の方向を示すための標識が形成されることがある。従来はセラミックグリーンシートに標識形状のメタライズ層を印刷し、焼成後に、ニッケルメッキや金メッキを施して、形成されたメッキ層とセラミック配線基板との色調差によって標識の認識を可能にする方法がとられていた。
【0003】
この場合において、例えば複数文字から標識が構成される場合には、一挙に標識形状のメタライズ層に電解メッキを施すため、標識用金属体を相互に接続するための接続体も形成される。
【0004】
セラミック配線基板11の一主面上に3個の文字標識「ABC」を形成する場合の従来技術について、図2(a)〜(c)および図3を参照しつつ説明する。図2(a)では、それぞれの標識用金属体12間に形成された接続体13によって、各標識用金属体12を相互に接続し、さらに導通体14を介して側面にろう付けされる外部出力端子15と電気的に接続した場合を示す。図2(b)では、各標識用金属体12から導出された接続体13が、導通体14と接続されている。
【0005】
また、ビア16を用いて、標識用金属体と内部配線とを導通させたセラミック配線基板11の例として、図2(c)は複数の標識用金属体12を相互に接続体13で接続し、所定箇所にビア16を設けて内部配線19と接続したものもある。
【0006】
その他にも、図3に示すように、複数の標識に電解メッキを施工するために、セラミック配線基板21上の所定領域全面に導通用メタライズ層24を設けた後、標識となる箇所を残して他の部分をコーティング層28で覆う。次いで、被覆されていない導通用メタライズ層24上に電解メッキを施し、標識部20を形成した例(実開平3−13742参照)も提案されている。なお、ここでは、導通用メタライズ層24はビア26を介して内部配線29と接続されている。
【0007】
【発明が解決しようとする課題】
しかし、図2(a)〜(c)に示した例では、標識用金属体2および接続体3の両方にメッキ層が形成されるため、目視や、特に画像認識では、標識形状の認識が困難になったり、あるいは誤認する場合があった。
【0008】
また、各標識用金属体2を接続体で接続せず、それぞれの文字部分をビアで内部配線と別個に接続する場合は、ビア6をセラミック配線基板中に多数設けなくてはならなくなり、製造が困難となるばかりでなく、クラックや欠け等の欠陥が生じることがある。
【0009】
さらに、図3に示した基板では、標識部以外の広い部分にメタライズ層や電気絶縁性を有するコーティング層を形成する必要があり、メタライズ材料や絶縁コーティング材料に無駄が多く、コストが高くなる。また、一般に標識部を残すように周囲のみを印刷する場合は、にじみ等の欠陥が生じ易く、くっきりとした標識を形成することが難しい。さらに、広いメタライズ層の上を絶縁層で覆うので、掠れやピンホール等の欠陥が発生して、その部分にもメッキ層が形成されると、標識の誤認の原因となりやすい
【0010】
本発明は、上記課題を鑑みてなされたものであり、その目的は認識が容易な標識を比較的安価で容易に形成したセラミック配線基板を提供することにある。
【0011】
【課題を解決するための手段】
請求項1記載の手段は、セラミック配線基板の一主表面上に、前記セラミック配線基板を識別するための複数の標識用金属体と、該複数の標識用金属体を相互に接続する接続用体と、前記接続体を覆い電気絶縁性を有する接続体コーティング層と、前記標識用金属体上に被着されたメッキ層と、を有することを特徴とするセラミック配線基板を要旨とする。
【0012】
ここで、標識用金属体とは、文字・数字・記号等の標識を形成する際に、これと略同形状に形成した金属層をいう。例えば、印刷・焼成により形成したW、Mo、Ag、Cu等のメタライズ層が挙げられる。また、接続体コーティング層は、各標識用金属体を相互に接続し、導通させるためのメタライズ層からなる接続体を覆うものである。このようにすると、電解メッキを施す際に、接続体部分は接続体コーティング層によって覆われるので、標識用金属体上にのみメッキ層が形成されて、標識の認識が容易になり、誤認を回避できる。
【0013】
請求項2記載の手段は、前記標識用金属体または前記接続体から前記セラミック配線基板の側面に延在し、内部配線または外部接続端子と接続する導通体を有し、少なくとも該一主表面上の前記標識用金属体または前記接続体の近傍の導通体上に導通体コーティング層を備えることを特徴とする請求項1記載のセラミック配線基板を要旨とする。
【0014】
接続体と同時に導通体を形成でき、接続体コーティング層と導通体コーティング層も同時に形成できるので、ビアを形成する必要がなく加工が容易であり、また、クラックや欠け等の欠陥が生じない特長がある
【0015】
請求項3記載の手段は、前記導通体、または接続体は、ビアを通して内部配線と接続していることを特徴とする請求項1記載のセラミック配線基板を提供することを要旨とする。この場合は、すべての標識用金属体にビアを形成し、それぞれの標識用金属体を内部配線と接続する場合と比べて、ビアの個数を減らすことができるので、クラックや欠けが生じにくくなる。
【0016】
請求項4記載の手段は、前記接続体は、前記標識用金属体よりパターンの幅が狭いことを特徴とする請求項1乃至3のいずれかに記載のセラミック配線基板を要旨とする。この場合、電気絶縁材料からなるコーティング層で接続体を被覆する際に、多少はみ出しても目立たないので、標識の認識が容易になる。
【0017】
【発明の実施の形態】
本発明の実施の形態1について、図1(a)〜(c)を参照つつ説明する。本実施の形態では、セラミック配線基板上に「ABC」という3個の文字標識を形成する。図1(a)は、セラミック基板1の外表面上に文字標識「ABC」と同形状の標識用金属体2と、標識用金属体2を相互に接続するための接続体3とが形成されている。また、接続体3は、導通体4を介して外部出力端子5と接続している。標識用金属体2、接続体3、及び導通体4は、例えば、W、Mo、Ag、Cu、Ag−Pd等の導電性材料から形成される。
【0018】
さらに、前記接続体3および前記導通体4は、それぞれ絶縁材料からなる接続体コーティング層7と導通体コーティング層8によって被覆されている。絶縁材料としては、セラミック基板1と同じ絶縁材料を用いて形成するのが好ましい。標識用金属体2上には電解メッキにより、メッキ層が形成される。メッキ層としては、たとえば金やニッケルが用いられる。
【0019】
上記のような標識を形成するには、以下の手順によった。セラミック配線基板1の表面となるアルミナセラミックグリーンシートの上に、タングステンペーストを標識用金属体2、接続体3および導通体4となるように所定形状に印刷する。なお、このセラミックグリーンシートは、焼成後に黒褐色となるように調整された酸化タングステン等の添加物を含んでいる。接続体3および導通体4となるパターンの上にグリーンシートと略同一組成のアルミナペーストをスクリーン印刷して、接続体コーティング層7および導通体コーティング層8となるアルミナペースト層を形成する。その後、グリーンシートを積層して焼成し、セラミック配線基板1を形成する。次いで、必要に応じて、端子(図示しない)をロウ付けした後、端子や内部配線を通じて、さらに導通体2や接続体3を経由して露出した標識用金属体に電流を流して、その上に電解メッキ層を形成する。なお、メッキ層として、Ni層としてNiメッキ層上Auメッキ層を形成した。このとき、絶縁性を有するコーティング層によって覆われているので、接続体3および導通体4の上にはメッキ層は形成されず、標識用金属体2上のみにメッキ層が形成される。このようにすると、標識用金属体2上には、金色のAuメッキが形成されているが、接続体3や導通体4は、Wの色である黒色であり、さらに、アルミナのコーティング層7、8も黒色に形成されるので、Auメッキ層と色調差があり、容易に識別できる。
【0020】
また、図1(b)は、各標識用金属体2から接続体3を介して導通体4に導出されている実施の形態2を示している。この場合、標識間に接続体3を形成する上記実施の形態1と比べ、標識間の隙間を確保する必要がない。また、接続体用コーティング層7および導通体用コーティング層8は、一括して印刷されるので、印刷パターンを簡略化できる。
【0021】
さらに、図1(c)には、各標識用金属体2の間をそれぞれ接続体3で接続し、ビア6を通して内部配線9と導通した第3の実施の形態を示す。接続体3は、各々接続体コーティング層7で被覆されている。この場合は、セラミックグリーンシートに貫通孔を設けて、該貫通孔に導体ペーストを充填するという工程を別途要するが、基板1の角部において導通体の導通不良が生じ易い上記第1、第2の実施の形態と比べ、ビア6によって接続する本実施の形態の方がより接続が確実となる。
【0022】
なお、上記各実施の形態では、「ABC」というアルファベット3文字の文字標識の例を示したが、標識は、文字・数字・記号等、形状を問わないことは言うまでもない。
【0023】
【発明の効果】
以上のように本発明を用いれば、標識用金属層のみにメッキ層が形成されるので、標識がくっきりと形成され、認識が容易になり、認識困難や誤認等が解消される。
【0024】
さらに、前記接続体や前記導通体を標識用金属体より細い配線で形成すると、接続体及び導通体コーティング層で被覆する際に、容易に被覆でき、コーティング層からはみ出さないようにできる。
【図面の簡単な説明】
【図1】(a)接続体3及び導通体4の上に、それぞれ接続体コーティング層7、導通体コーティング層8を形成したセラミック配線基板1の斜視図。
(b)接続体3及び導通体4の上に一括して接続体コーティング層、導通体コーティング層8を形成したセラミック配線基板1の斜視図。
(c)ビア6を介して標識用金属体2と内部配線とを接続し、接続体3の上に接続体コーティング層7を形成したセラミック配線基板1の斜視図。
【図2】(a)標識用金属体12は、標識用金属体12間の接続体13によって電気的に接続し、さらに外部出力端子15と導通体14を介して接続したセラミック配線基板11の斜視図。
(b)標識用金属体12は、外部出力端子15と導通する導通体14と、それぞれ接続体13によって接続されたセラミック配線基板11の斜視図。
(c)標識用金属体12は、標識用金属体12間の接続体13によって電気的に接続し、ビアを介して内部配線と接続したセラミック配線基板11の斜視図。
【図3】標識となる箇所を残して、セラミック配線基板21上の導通用メタライズ層24の上にコーティング層28で覆い、被覆されていない導通用メタライズ層24上に標識部20を形成したセラミック配線基板21の斜視図。
【符号の説明】
1、11、21:セラミック配線基板
2、12:標識用金属体
3、13:接続体
4、14:導通体
5、15:外部出力端子
6、16、26:ビア
7:接続体コーティング層
8:導通体コーティング層
9、19、29:内部配線
20:標識部
24:導通用メタライズ層
28:コーテング層
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a ceramic wiring board, and more particularly to a ceramic wiring board having a mark formed on a surface.
[0002]
[Prior art]
Generally, a mark for indicating a product number or a direction of the board may be formed on an outer surface of the ceramic wiring board. Conventionally, a metallized layer in the shape of a sign is printed on a ceramic green sheet, and after firing, nickel plating or gold plating is applied to enable recognition of the sign by the color difference between the formed plating layer and the ceramic wiring board. Had been.
[0003]
In this case, for example, when the sign is composed of a plurality of characters, a connector for connecting the sign metal members to each other is also formed because the metallized layer in the sign shape is subjected to electrolytic plating at a stroke.
[0004]
With reference to FIGS. 2 (a) to 2 (c) and FIG. 3, a description will be given of a conventional technique for forming three character markers "ABC" on one main surface of the ceramic wiring board 11. FIG. In FIG. 2A, each of the sign metal members 12 is connected to each other by a connecting member 13 formed between the sign metal members 12, and further, an external member brazed to a side surface via a conductor 14. The case where the output terminal 15 is electrically connected is shown. In FIG. 2B, a connection body 13 derived from each of the sign metal bodies 12 is connected to a conductor 14.
[0005]
FIG. 2C shows an example of a ceramic wiring board 11 in which a metal body for marking and an internal wiring are electrically connected to each other by using a via 16. In some cases, a via 16 is provided at a predetermined location and connected to an internal wiring 19.
[0006]
In addition, as shown in FIG. 3, in order to apply electrolytic plating to a plurality of markers, after providing a metallization layer 24 for conduction on the entire surface of a predetermined region on the ceramic wiring board 21, a portion serving as a marker is left. The other part is covered with a coating layer 28. Next, an example has been proposed in which the marking portion 20 is formed by performing electroplating on the uncovered conductive metallization layer 24 (see Japanese Utility Model Application Laid-Open No. 3-13742). Here, the conduction metallization layer 24 is connected to the internal wiring 29 via the via 26.
[0007]
[Problems to be solved by the invention]
However, in the example shown in FIGS. 2A to 2C, since the plating layers are formed on both the sign metal body 12 and the connection body 13 , the sign shape is visually observed, and particularly, in the image recognition. In some cases, recognition became difficult or a person misunderstood.
[0008]
Also, without connecting the respective labeling metal body 1 2 with connector, internal wiring to the case of separately connected in via a respective character portion, without providing a large number of vias 1 6 in the ceramic wiring substrate no longer must In addition to manufacturing difficulty, defects such as cracks and chips may occur.
[0009]
Further, in the substrate shown in FIG. 3, it is necessary to form a metallized layer or a coating layer having an electrical insulating property on a wide portion other than the sign portion, so that the metallized material and the insulating coating material are wasteful and costly. In general, when printing only the periphery so as to leave a mark portion, defects such as bleeding are likely to occur, and it is difficult to form a clear mark. In addition, since the wide metallized layer is covered with the insulating layer, defects such as sharpening and pinholes occur, and if a plating layer is formed on such a portion, the sign is likely to be erroneously recognized .
[0010]
The present invention has been made in view of the above problems, and an object of the present invention is to provide a ceramic wiring board in which easily recognizable signs are formed relatively inexpensively and easily.
[0011]
[Means for Solving the Problems]
2. The means according to claim 1, wherein a plurality of metal markings for identifying said ceramic wiring board are provided on one main surface of the ceramic wiring board, and a connecting body connecting said plurality of metal markings to each other. The invention further provides a ceramic wiring board comprising: a connector coating layer that covers the connector and has electrical insulating properties; and a plating layer that is applied on the sign metal body.
[0012]
Here, the metal body for a sign refers to a metal layer formed in substantially the same shape as a sign when forming a sign such as a character, a number, or a symbol. For example, a metallized layer of W, Mo, Ag, Cu, or the like formed by printing and firing may be used. The connecting body coating layer covers the connecting body formed of a metallized layer for connecting and electrically connecting the metal objects for marking. In this way, when the electrolytic plating is performed, the connecting portion is covered with the connecting member coating layer, so that the plating layer is formed only on the metal body for the sign, so that the sign can be easily recognized and misidentification can be avoided. it can.
[0013]
3. The means according to claim 2, further comprising a conductor extending from said metal sign or said connection body to a side surface of said ceramic wiring board and connected to an internal wiring or an external connection terminal, at least on said one main surface. 2. A ceramic wiring board according to claim 1, wherein a conductor coating layer is provided on the conductor near the metal body for marking or the connector.
[0014]
A conductor can be formed at the same time as a connector, and a connector coating layer and a conductor coating layer can be formed at the same time. Therefore, there is no need to form a via and processing is easy, and there are no defects such as cracks or chips. There is [0015]
According to a third aspect of the present invention, there is provided a ceramic wiring board according to the first aspect, wherein the conductor or the connection body is connected to an internal wiring through a via. In this case, the number of vias can be reduced as compared with the case where vias are formed in all the sign metal bodies and each sign metal body is connected to the internal wiring, so that cracks and chipping are less likely to occur. .
[0016]
According to a fourth aspect of the present invention, there is provided a ceramic wiring board according to any one of the first to third aspects, wherein the connecting body has a pattern having a width smaller than that of the marking metal body. In this case, when the connecting body is covered with the coating layer made of an electrically insulating material, even if it protrudes slightly, it is not conspicuous, so that the sign can be easily recognized.
[0017]
BEST MODE FOR CARRYING OUT THE INVENTION
Embodiment 1 of the present invention will be described with reference to FIGS. 1 (a) to 1 (c). In the present embodiment, three character markers "ABC" are formed on the ceramic wiring board. In FIG. 1A, a metal sign 2 having the same shape as the character mark “ABC” and a connecting body 3 for connecting the metal signs 2 to each other are formed on the outer surface of the ceramic substrate 1. ing. Further, the connection body 3 is connected to the external output terminal 5 via the conductor 4. The sign metal member 2, the connection member 3, and the conductor 4 are formed from a conductive material such as W, Mo, Ag, Cu, and Ag-Pd.
[0018]
Further, the connector 3 and the conductor 4 are covered with a connector coating layer 7 and a conductor coating layer 8 made of an insulating material, respectively. As the insulating material, preferably formed with the same insulating material as the ceramic substrate 1. A plating layer is formed on the metal body for marking 2 by electrolytic plating. As the plating layer, for example, gold or nickel is used.
[0019]
The following procedure was used to form such a label. A tungsten paste is printed in a predetermined shape on the alumina ceramic green sheet serving as the surface of the ceramic wiring board 1 so as to form the metal body for marking 2, the connecting body 3 and the conductor 4. Note that the ceramic green sheet contains an additive such as tungsten oxide which is adjusted to be black-brown after firing. An alumina paste having a composition substantially the same as that of the green sheet is screen-printed on the pattern to be the connection body 3 and the conductor 4 to form an alumina paste layer to be the connection body coating layer 7 and the conductor coating layer 8. After that, the green sheets are laminated and fired to form the ceramic wiring board 1. Next, if necessary, after a terminal (not shown) is brazed, an electric current is passed through the terminal and the internal wiring, and further to the exposed metal body for the sign via the conductor 2 and the connector 3. To form an electrolytic plating layer. Note that an Au plating layer on the Ni plating layer was formed as a Ni layer as a plating layer. At this time, since the coating is covered with the insulating coating layer, no plating layer is formed on the connection body 3 and the conductor 4, and a plating layer is formed only on the sign metal body 2. In this way, the gold Au plating is formed on the metal marking body 2, but the connection body 3 and the conductor 4 are black, which is the color of W, and the alumina coating layer 7 , 8 are also formed in black, so that they have a color difference from the Au plating layer and can be easily identified.
[0020]
FIG. 1B shows a second embodiment in which each of the marking metal members 2 is led out to a conductor 4 via a connection member 3. In this case, there is no need to secure a gap between the signs, as compared with the first embodiment in which the connecting body 3 is formed between the signs. In addition, since the connector coating layer 7 and the conductor coating layer 8 are printed at a time, the printing pattern can be simplified.
[0021]
Further, FIG. 1C shows a third embodiment in which each of the sign metal members 2 is connected by a connector 3 and is electrically connected to the internal wiring 9 through the via 6. The connectors 3 are each covered with a connector coating layer 7. In this case, a separate step of providing a through-hole in the ceramic green sheet and filling the through-hole with a conductive paste is required. However, the first and second conductive members are likely to have poor conduction at the corners of the substrate 1. This embodiment, in which the connection is made by the via 6, is more secure than the embodiment.
[0022]
In each of the above embodiments, an example of a character sign of "ABC" of three alphabets has been described. However, it is needless to say that the sign may have any shape such as a character, a numeral, and a symbol.
[0023]
【The invention's effect】
As described above, according to the present invention, the plating layer is formed only on the sign metal layer, so that the sign is clearly formed, the recognition becomes easy, and the recognition difficulty and the erroneous recognition are eliminated.
[0024]
Further, when the connecting body and the conductor are formed of wiring thinner than the metal body for marking, when the connecting body and the conductor are coated with the coating layer, they can be easily covered and can be prevented from protruding from the coating layer.
[Brief description of the drawings]
FIG. 1 (a) is a perspective view of a ceramic wiring board 1 in which a connector coating layer 7 and a conductor coating layer 8 are formed on a connector 3 and a conductor 4, respectively.
(B) A perspective view of the ceramic wiring board 1 in which the connector coating layer 7 and the conductor coating layer 8 are collectively formed on the connector 3 and the conductor 4.
(C) A perspective view of the ceramic wiring board 1 in which the metal body for marking 2 and the internal wiring are connected via the via 6 and the connecting body coating layer 7 is formed on the connecting body 3.
FIG. 2 (a) is a view of a ceramic wiring board 11 electrically connected to a metal body 12 for marking by a connecting body 13 between the metal bodies 12 for marking and further connected to an external output terminal 15 via a conductive body 14. Perspective view.
(B) Perspective view of the conductive body 14 that conducts to the external output terminal 15 and the ceramic wiring board 11 connected to the conductive body 14 by the connecting body 13, respectively.
(C) The perspective view of the ceramic wiring board 11 in which the metal body 12 for marking is electrically connected by the connecting body 13 between the metal bodies 12 for marking and connected to the internal wiring via the via.
FIG. 3 shows a ceramic in which a marking portion 20 is formed on a conductive metallization layer 24 on a ceramic wiring board 21 with a coating layer 28, leaving a mark portion. FIG. 3 is a perspective view of the wiring board 21.
[Explanation of symbols]
1, 11, 21: ceramic wiring board 2, 12: metal sign 3, 13: connector 4, 14: conductor 5, 15: external output terminal 6, 16, 26: via 7: connector coating layer 8 : conductive material coating layer 9, 19, 29: internal wiring 20: labeling unit 24: conducting metallization layer 28: quotes I ing layer

Claims (3)

セラミック配線基板の一主表面上に
前記セラミック配線基板を識別するために、文字、数字または記号の形状に印刷および焼成されてなる複数の標識用金属体と、
前記複数の標識用金属体を相互に接続し、それら標識用金属体より細い配線で形成された通電用の接続体と、
前記接続体を覆い電気絶縁性を有する接続体コーティング層と、
前記標識用金属体上に被着された電解メッキ層とを有し、
前記接続体コーティング層が、前記一主表面をなすセラミックと同一組成のセラミックで形成されるとともに、焼成により前記接続体と一体化していることを特徴とするセラミック配線基板。
In order to identify the ceramic wiring board on one main surface of the ceramic wiring board, a plurality of metal objects for marking that are printed and fired in the form of letters, numbers or symbols ,
The plurality of sign metal bodies are connected to each other, and a connection body for energization formed by a thinner wiring than the sign metal bodies ,
A connection body coating layer covering the connection body and having electrical insulation properties,
Having an electrolytic plating layer adhered on the metal body for marking ,
The ceramic wiring board, wherein the connection body coating layer is formed of a ceramic having the same composition as the ceramic constituting the one main surface, and is integrated with the connection body by firing .
前記標識用金属体または前記接続体から前記セラミック配線基板の側面に延在し、内部配線または外部接続端子と接続する導通体を有し、
少なくとも該一主表面上の前記標識用金属体または前記接続体の近傍の導通体上に導通体コーティング層を備えることを特徴とする請求項1記載のセラミック配線基板。
A conductor extending from the metal body for labeling or the connecting body to a side surface of the ceramic wiring board and connected to an internal wiring or an external connection terminal,
2. The ceramic wiring board according to claim 1, further comprising a conductor coating layer on at least one of the main surface and the conductor near the marker metal body or the connection body.
前記導通体、または接続体は、ビアを通して内部配線と接続していることを特徴とする請求項1に記載のセラミック配線基板。2. The ceramic wiring board according to claim 1, wherein the conductor or the connection body is connected to an internal wiring through a via.
JP3279397A 1997-01-30 1997-01-30 Ceramic wiring board Expired - Fee Related JP3550472B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3279397A JP3550472B2 (en) 1997-01-30 1997-01-30 Ceramic wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3279397A JP3550472B2 (en) 1997-01-30 1997-01-30 Ceramic wiring board

Publications (2)

Publication Number Publication Date
JPH10215041A JPH10215041A (en) 1998-08-11
JP3550472B2 true JP3550472B2 (en) 2004-08-04

Family

ID=12368739

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3279397A Expired - Fee Related JP3550472B2 (en) 1997-01-30 1997-01-30 Ceramic wiring board

Country Status (1)

Country Link
JP (1) JP3550472B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100944695B1 (en) * 2001-06-27 2010-02-26 신꼬오덴기 고교 가부시키가이샤 Wiring substrate having position information

Also Published As

Publication number Publication date
JPH10215041A (en) 1998-08-11

Similar Documents

Publication Publication Date Title
US4045636A (en) Keyboard switch assembly having printed circuit board with plural layer exposed contacts and undersurface jumper connections
WO2007034759A1 (en) Chip resistor
CN107535080B (en) Electronic circuit module
US6548766B2 (en) Printed wiring board for attachment to a socket connector, having recesses and conductive tabs
JP3550472B2 (en) Ceramic wiring board
EP1713312A3 (en) Method of manufacturing printed writing board
US4925522A (en) Printed circuit assembly with contact dot
EP0059102A2 (en) Crossover construction of thermal-head
CN107481825B (en) Patch resistor
JP3167968B2 (en) Manufacturing method of chip resistor
JP2943773B2 (en) IC package
CN109041442A (en) A kind of pcb board preparation method, pcb board and electronic equipment
JP4051783B2 (en) Jumper resistor
JP3353037B2 (en) Chip resistor
JP2989133B2 (en) Laminated board
JP3740374B2 (en) Multiple wiring board
CN219592701U (en) Printed circuit board with improved heat dissipation
JP4172251B2 (en) Chip-type electronic components
JP2816812B2 (en) Electrical contacts
JP2939425B2 (en) Surface mount type resistor and its manufacturing method
JP2812806B2 (en) Package for integrated circuit with test pad
JPH08759Y2 (en) Package for storing semiconductor devices
JP2603863B2 (en) Printed wiring board
EP0340376A1 (en) Electric circuit for electronic machines, printed by means of a silk-screen process onto a polyester film with a multi-layered structure
JP3435419B2 (en) Chip resistor

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20031219

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20040127

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20040225

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040329

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20040401

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040420

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040426

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080430

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090430

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090430

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090430

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100430

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100430

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110430

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110430

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120430

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120430

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130430

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130430

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140430

Year of fee payment: 10

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees